Home
last modified time | relevance | path

Searched refs:f19 (Results 1 – 25 of 174) sorted by relevance

1234567

/external/llvm/test/MC/Mips/mips32r6/
Dinvalid-mips32r2.s8 …madd.d $f18,$f19,$f26,$f20 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
9 …madd.s $f1,$f31,$f19,$f25 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
11 …msub.s $f12,$f19,$f10,$f16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
12 …nmadd.d $f18,$f9,$f14,$f19 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
15 …nmsub.s $f1,$f24,$f19,$f4 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
/external/llvm/test/MC/Mips/mips32/
Dinvalid-mips32r2.s15 …luxc1 $f19,$s6($s5) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
17 …madd.d $f18,$f19,$f26,$f20 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
18 …madd.s $f1,$f31,$f19,$f25 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
21 …msub.s $f12,$f19,$f10,$f16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
23 …nmadd.d $f18,$f9,$f14,$f19 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
26 …nmsub.s $f1,$f24,$f19,$f4 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
35 …swxc1 $f19,$t4($k0) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
/external/llvm/test/MC/Disassembler/Mips/mips4/
Dvalid-xfail-mips4.txt19 0x46 0x3c 0x9c 0x34 # CHECK: c.olt.d $fcc4, $f19, $f28
31 0x4e 0x74 0xd4 0xa1 # CHECK: madd.d $f18, $f19, $f26, $f20
32 0x4f 0xf9 0x98 0x60 # CHECK: madd.s $f1, $f31, $f19, $f25
34 0x4e 0x70 0x53 0x28 # CHECK: msub.s $f12, $f19, $f10, $f16
35 0x4d 0x33 0x74 0xb1 # CHECK: nmadd.d $f18, $f9, $f14, $f19
38 0x4f 0x04 0x98 0x78 # CHECK: nmsub.s $f1, $f24, $f19, $f4
39 0x46 0x20 0x34 0xd5 # CHECK: recip.d $f19, $f6
/external/llvm/test/MC/Disassembler/Mips/mips64/
Dvalid-mips64-xfail.txt19 0x46 0x3c 0x9c 0x34 # CHECK: c.olt.d $fcc4, $f19, $f28
37 0x46 0xc5 0x98 0x3c # CHECK: c.lt.ps $f19, $f5
50 0x46 0x13 0x90 0xe6 # CHECK: cvt.ps.s $f3, $f18, $f19
53 0x4e 0x74 0xd4 0xa1 # CHECK: madd.d $f18, $f19, $f26, $f20
55 0x4f 0xf9 0x98 0x60 # CHECK: madd.s $f1, $f31, $f19, $f25
63 0x4e 0x70 0x53 0x28 # CHECK: msub.s $f12, $f19, $f10, $f16
65 0x46 0xc0 0x6c 0xc7 # CHECK: neg.ps $f19, $f13
66 0x4d 0x33 0x74 0xb1 # CHECK: nmadd.d $f18, $f9, $f14, $f19
71 0x4f 0x04 0x98 0x78 # CHECK: nmsub.s $f1, $f24, $f19, $f4
76 0x46 0x20 0x34 0xd5 # CHECK: recip.d $f19, $f6
/external/llvm/test/MC/Mips/mips2/
Dinvalid-mips32r2.s21 …luxc1 $f19,$s6($s5) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
25 …madd.d $f18,$f19,$f26,$f20 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
26 …madd.s $f1,$f31,$f19,$f25 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
50 …msub.s $f12,$f19,$f10,$f16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
55 …nmadd.d $f18,$f9,$f14,$f19 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
58 …nmsub.s $f1,$f24,$f19,$f4 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
67 …swxc1 $f19,$t4($k0) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
Dinvalid-mips5-wrong-error.s15 c.lt.ps $f19,$f5 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
28 cvt.ps.s $f3,$f18,$f19 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
39 neg.ps $f19,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
/external/llvm/test/MC/Mips/mips32r3/
Dvalid.s93 luxc1 $f19,$s6($s5)
102 madd.d $f18,$f19,$f26,$f20
103 madd.s $f1,$f31,$f19,$f25
130 msub.s $f12,$f19,$f10,$f16
149 nmadd.d $f18,$f9,$f14,$f19
152 nmsub.s $f1,$f24,$f19,$f4
212 swxc1 $f19,$12($k0)
/external/llvm/test/MC/Mips/mips32r2/
Dvalid.s93 luxc1 $f19,$s6($s5)
102 madd.d $f18,$f19,$f26,$f20
103 madd.s $f1,$f31,$f19,$f25
130 msub.s $f12,$f19,$f10,$f16
149 nmadd.d $f18,$f9,$f14,$f19
152 nmsub.s $f1,$f24,$f19,$f4
212 swxc1 $f19,$12($k0)
/external/llvm/test/MC/Mips/mips32r5/
Dvalid.s94 luxc1 $f19,$s6($s5)
103 madd.d $f18,$f19,$f26,$f20
104 madd.s $f1,$f31,$f19,$f25
131 msub.s $f12,$f19,$f10,$f16
150 nmadd.d $f18,$f9,$f14,$f19
153 nmsub.s $f1,$f24,$f19,$f4
213 swxc1 $f19,$12($k0)
/external/llvm/test/CodeGen/PowerPC/
Dvsx-spill.ll10 …f8},~{f9},~{f10},~{f11},~{f12},~{f13},~{f14},~{f15},~{f16},~{f17},~{f18},~{f19},~{f20},~{f21},~{f2…
31 …f8},~{f9},~{f10},~{f11},~{f12},~{f13},~{f14},~{f15},~{f16},~{f17},~{f18},~{f19},~{f20},~{f21},~{f2…
51 …f8},~{f9},~{f10},~{f11},~{f12},~{f13},~{f14},~{f15},~{f16},~{f17},~{f18},~{f19},~{f20},~{f21},~{f2…
/external/llvm/test/MC/Mips/
Dset-mips-directives.s15 luxc1 $f19,$2($4)
51 # CHECK: luxc1 $f19, $2($4)
Dset-arch.s14 luxc1 $f19, $2($4)
52 # CHECK: luxc1 $f19, $2($4)
/external/llvm/test/MC/Mips/mips3/
Dinvalid-mips5-wrong-error.s15 c.lt.ps $f19,$f5 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
28 cvt.ps.s $f3,$f18,$f19 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
39 neg.ps $f19,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
Dinvalid-mips5.s11 …luxc1 $f19,$s6($s5) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU featur…
32 …swxc1 $f19,$t0($k0) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU featur…
/external/llvm/test/MC/Mips/mips4/
Dinvalid-mips5-wrong-error.s15 c.lt.ps $f19,$f5 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
28 cvt.ps.s $f3,$f18,$f19 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
39 neg.ps $f19,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
Dinvalid-mips5.s8 …luxc1 $f19,$s6($s5) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
/external/llvm/test/MC/Mips/mips1/
Dinvalid-mips5-wrong-error.s15 c.lt.ps $f19,$f5 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
28 cvt.ps.s $f3,$f18,$f19 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
39 neg.ps $f19,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
/external/valgrind/none/tests/ppc32/
Dtest_dfp2.c40 register double f19 __asm__ ("fr19");
487 double resx = f19; in test_dfp_one_arg_ops()
561 double resx = f19; in test_dfp_two_arg_ops()
626 double resx = f19; in test_dcffix_dcffixq()
Dtest_dfp3.c35 register double f19 __asm__ ("fr19");
846 double resx = f19; in test_dfp_quai_ops()
910 double resx = f19; in test_dfp_qua_ops()
975 double resx = f19; in test_dfp_rrnd_ops()
1054 double resx = f19; in test_dfp_xiex_ops()
1072 double resx = f19; in test_dfp_xiex_ops()
1131 double resx = f19; in test_dfp_rint_ops()
/external/valgrind/none/tests/ppc64/
Dtest_dfp2.c40 register double f19 __asm__ ("fr19");
487 double resx = f19; in test_dfp_one_arg_ops()
561 double resx = f19; in test_dfp_two_arg_ops()
626 double resx = f19; in test_dcffix_dcffixq()
Dtest_dfp3.c35 register double f19 __asm__ ("fr19");
846 double resx = f19; in test_dfp_quai_ops()
910 double resx = f19; in test_dfp_qua_ops()
975 double resx = f19; in test_dfp_rrnd_ops()
1054 double resx = f19; in test_dfp_xiex_ops()
1072 double resx = f19; in test_dfp_xiex_ops()
1131 double resx = f19; in test_dfp_rint_ops()
/external/llvm/test/MC/Mips/mips64r6/
Dinvalid-mips5-wrong-error.s18 … c.lt.ps $f19,$f5 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
31 … cvt.ps.s $f3,$f18,$f19 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
41 … neg.ps $f19,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: unknown instruction
/external/llvm/test/CodeGen/Mips/
Dno-odd-spreg-msa.ll26 …},~{$f8},~{$f9},~{$f10},~{$f11},~{$f14},~{$f15},~{$f16},~{$f17},~{$f18},~{$f19},~{$f20},~{$f21},~{…
60 …},~{$f8},~{$f9},~{$f10},~{$f11},~{$f14},~{$f15},~{$f16},~{$f17},~{$f18},~{$f19},~{$f20},~{$f21},~{…
90 …},~{$f8},~{$f9},~{$f10},~{$f11},~{$f14},~{$f15},~{$f16},~{$f17},~{$f18},~{$f19},~{$f20},~{$f21},~{…
118 …,~{$f9},~{$f10},~{$f11},~{$f12},~{$f14},~{$f15},~{$f16},~{$f17},~{$f18},~{$f19},~{$f20},~{$f21},~{…
/external/llvm/test/MC/ARM/
Dsymbol-variants.s65 .word f19(prel31)
67 @CHECK: 4c R_ARM_PREL31 f19
/external/libjpeg-turbo/simd/
Djsimd_mips_dspr2_asm.h78 #define f19 $f19 macro

1234567