Home
last modified time | relevance | path

Searched refs:isBuildVectorAllZeros (Results 1 – 6 of 6) sorted by relevance

/external/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp1649 if (ISD::isBuildVectorAllZeros(N1.getNode())) in visitADD()
1651 if (ISD::isBuildVectorAllZeros(N0.getNode())) in visitADD()
1874 if (ISD::isBuildVectorAllZeros(N1.getNode())) in visitSUB()
3022 if (ISD::isBuildVectorAllZeros(N0.getNode())) in visitAND()
3028 if (ISD::isBuildVectorAllZeros(N1.getNode())) in visitAND()
3682 if (ISD::isBuildVectorAllZeros(N0.getNode())) in visitOR()
3684 if (ISD::isBuildVectorAllZeros(N1.getNode())) in visitOR()
3709 ISD::isBuildVectorAllZeros(N0.getOperand(1).getNode())) { in visitOR()
4090 if (ISD::isBuildVectorAllZeros(N0.getNode())) in visitXOR()
4092 if (ISD::isBuildVectorAllZeros(N1.getNode())) in visitXOR()
[all …]
DSelectionDAG.cpp147 bool ISD::isBuildVectorAllZeros(const SDNode *N) { in isBuildVectorAllZeros() function in ISD
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp4608 if (ISD::isBuildVectorAllZeros(Vec.getNode())) { in Insert1BitVector()
5787 if (ISD::isBuildVectorAllZeros(Op.getNode())) { in LowerBUILD_VECTORvXi1()
6283 if (ISD::isBuildVectorAllZeros(Op.getNode())) { in LowerBUILD_VECTOR()
6692 bool IsZeroV1 = ISD::isBuildVectorAllZeros(V1.getNode()); in LowerCONCAT_VECTORSvXi1()
6693 bool IsZeroV2 = ISD::isBuildVectorAllZeros(V2.getNode()); in LowerCONCAT_VECTORSvXi1()
6899 bool V1IsZero = ISD::isBuildVectorAllZeros(V1.getNode()); in computeZeroableShuffleElements()
6900 bool V2IsZero = ISD::isBuildVectorAllZeros(V2.getNode()); in computeZeroableShuffleElements()
7044 bool V1IsZero = ISD::isBuildVectorAllZeros(V1.getNode()); in lowerVectorShuffleAsBlend()
7045 bool V2IsZero = ISD::isBuildVectorAllZeros(V2.getNode()); in lowerVectorShuffleAsBlend()
10208 bool IsV1Zero = ISD::isBuildVectorAllZeros(V1.getNode()); in lowerV2X128VectorShuffle()
[all …]
/external/llvm/include/llvm/CodeGen/
DSelectionDAGNodes.h75 bool isBuildVectorAllZeros(const SDNode *N);
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td678 return ISD::isBuildVectorAllZeros(N);
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp4685 if (ISD::isBuildVectorAllZeros(Op1.getNode())) in LowerVSETCC()
4687 else if (ISD::isBuildVectorAllZeros(Op0.getNode())) in LowerVSETCC()
4709 if (ISD::isBuildVectorAllZeros(Op1.getNode())) in LowerVSETCC()
4711 else if (ISD::isBuildVectorAllZeros(Op0.getNode())) { in LowerVSETCC()