| /external/llvm/include/llvm/CodeGen/ |
| D | CallingConvLower.h | 62 unsigned isMem : 1; variable
83 Ret.isMem = false; in getReg()
106 Ret.isMem = true; in getMem()
132 isMem = false; in convertToReg()
137 isMem = true; in convertToMem()
143 bool isRegLoc() const { return !isMem; } in isRegLoc()
144 bool isMemLoc() const { return isMem; } in isMemLoc()
|
| /external/llvm/lib/Target/SystemZ/AsmParser/ |
| D | SystemZAsmParser.cpp | 231 bool isMem() const override { in isMem() function in __anon920606c00111::SystemZOperand
234 bool isMem(MemoryKind MemKind) const { in isMem() function in __anon920606c00111::SystemZOperand
241 bool isMem(MemoryKind MemKind, RegisterKind RegKind) const { in isMem() function in __anon920606c00111::SystemZOperand
242 return isMem(MemKind) && Mem.RegKind == RegKind; in isMem()
245 return isMem(MemKind, RegKind) && inRange(Mem.Disp, 0, 0xfff); in isMemDisp12()
248 return isMem(MemKind, RegKind) && inRange(Mem.Disp, -524288, 524287); in isMemDisp20()
255 assert(isMem(BDVMem) && "Invalid operand type"); in addBDVAddrOperands()
283 assert(isMem(BDMem) && "Invalid operand type"); in addBDAddrOperands()
289 assert(isMem(BDXMem) && "Invalid operand type"); in addBDXAddrOperands()
296 assert(isMem(BDLMem) && "Invalid operand type"); in addBDLAddrOperands()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ExpandPseudo.cpp | 79 bool isMem = Opcode == X86::TCRETURNmi || Opcode == X86::TCRETURNmi64; in ExpandMI() local
81 MachineOperand &StackAdjust = MBBI->getOperand(isMem ? 5 : 1); in ExpandMI()
|
| D | X86InstrInfo.h | 135 inline static bool isMem(const MachineInstr *MI, unsigned Op) { in isMem() function
|
| D | X86AsmPrinter.cpp | 297 assert(isMem(MI, Op) && "Invalid memory reference!"); in printMemReference()
|
| D | X86InstrInfo.cpp | 3375 unsigned RegOpsNum = isMem(MI, 3) ? 2 : 3; in findFMA3CommutedOpIndices()
|
| /external/llvm/include/llvm/MC/MCParser/ |
| D | MCParsedAsmOperand.h | 63 virtual bool isMem() const = 0;
|
| /external/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 694 else if (isMem()) { in isThumbMemPC()
1018 bool isMem() const override { return Kind == k_Memory; } in isMem() function in __anonef5d38c20311::ARMOperand
1045 if (!isMem()) in isMemNoOffset()
1052 if (!isMem() || Memory.OffsetRegNum != 0 || Memory.Alignment != 0) in isMemPCRelImm12()
1125 if (!isMem() || Memory.Alignment != 0) return false; in isAddrMode2()
1147 if (!isMem() || Memory.Alignment != 0) return false; in isAddrMode3()
1177 if (!isMem() || Memory.Alignment != 0) return false; in isAddrMode5()
1187 if (!isMem() || !Memory.OffsetRegNum || Memory.isNegative || in isMemTBB()
1193 if (!isMem() || !Memory.OffsetRegNum || Memory.isNegative || in isMemTBH()
1200 if (!isMem() || !Memory.OffsetRegNum || Memory.Alignment != 0) in isMemRegOffset()
[all …]
|
| /external/llvm/lib/Target/X86/AsmParser/ |
| D | X86AsmInstrumentation.cpp | 285 assert(Op.isMem() && "Op should be a memory operand."); in InstrumentMemOperand()
420 if (Op.isMem()) { in InstrumentMOV()
|
| D | X86Operand.h | 208 bool isMem() const override { return Kind == Memory; } in isMem() function
|
| D | X86AsmParser.cpp | 874 if (!Op1.isMem() || !Op2.isMem()) in doSrcDstMatch()
2253 if (Op.isMem() && Op.Mem.SegReg == 0 && in ParseInstruction()
2265 if (Op.isMem() && Op.Mem.SegReg == 0 && in ParseInstruction()
|
| /external/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 1014 bool isMem() const override { return Kind == k_Memory; } in isMem() function in __anond0efcad40311::MipsOperand
1016 return isMem() && isa<MCConstantExpr>(getMemOff()); in isConstantMemOff()
1019 return isMem() && isConstantMemOff() && isInt<Bits>(getConstantMemOff()) in isMemWithSimmOffset()
1023 return isMem() && isConstantMemOff() && isInt<Bits>(getConstantMemOff()) && in isMemWithSimmOffsetGPR()
1027 return isMem() && getMemBase()->isMM16AsmReg(); in isMemWithGRPMM16Base()
1030 return isMem() && isConstantMemOff() && isUInt<Bits>(getConstantMemOff()) in isMemWithUimmOffsetSP()
1034 return isMem() && isConstantMemOff() && isUInt<Bits>(getConstantMemOff()) in isMemWithUimmWordAlignedOffsetSP()
|
| /external/llvm/lib/Target/Sparc/AsmParser/ |
| D | SparcAsmParser.cpp | 210 bool isMem() const override { return isMEMrr() || isMEMri(); } in isMem() function in __anoncba7d3b40111::SparcOperand
|
| /external/llvm/lib/Target/AMDGPU/AsmParser/ |
| D | AMDGPUAsmParser.cpp | 241 bool isMem() const override { in isMem() function in __anon2fa8e53e0111::AMDGPUOperand
|
| /external/llvm/lib/Target/Hexagon/AsmParser/ |
| D | HexagonAsmParser.cpp | 240 bool isMem() const { llvm_unreachable("No isMem"); } in isMem() function
|
| /external/llvm/lib/Target/PowerPC/AsmParser/ |
| D | PPCAsmParser.cpp | 535 bool isMem() const override { return false; } in isMem() function
|
| /external/llvm/lib/Target/AArch64/AsmParser/ |
| D | AArch64AsmParser.cpp | 438 bool isMem() const override { return false; } in isMem() function in __anon26fd99540211::AArch64Operand
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrFormats.td | 2515 let PredicateMethod = "isMem" # Reg # "Extend<" # Width # ">";
|