Home
last modified time | relevance | path

Searched refs:kFormatD (Results 1 – 5 of 5) sorted by relevance

/external/vixl/src/vixl/a64/
Dinstructions-a64.cc398 vform == kFormatH || vform == kFormatS || vform == kFormatD); in VectorFormatHalfWidth()
405 case kFormatD: return kFormatS; in VectorFormatHalfWidth()
420 case kFormatS: return kFormatD; in VectorFormatDoubleWidth()
437 case kFormatD: in VectorFormatFillQ()
483 case 64: return kFormatD; in ScalarFormatFromLaneSize()
495 case kFormatD: return kDRegSize; in RegisterSizeInBitsFromFormat()
522 case kFormatD: in LaneSizeInBitsFromFormat()
547 case kFormatD: in LaneSizeInBytesLog2FromFormat()
569 case kFormatD: return 1; in LaneCountFromFormat()
587 case kFormatD: in MaxLaneCountFromFormat()
[all …]
Dinstructions-a64.h449 kFormatD = NEON_D | NEONScalar enumerator
584 kFormatB, kFormatH, kFormatS, kFormatD in GetVectorFormat()
Dsimulator-a64.cc1996 LogicVRegister(vreg(dst)).SetUint(kFormatD, 1, xreg(src)); in VisitFPIntegerConvert()
1999 set_xreg(dst, LogicVRegister(vreg(src)).Uint(kFormatD, 1)); in VisitFPIntegerConvert()
2163 VectorFormat vform = (instr->Mask(FP64) == FP64) ? kFormatD : kFormatS; in VisitFPDataProcessing1Source()
2175 case FABS_d: fabs_(kFormatD, vreg(fd), vreg(fn)); return; in VisitFPDataProcessing1Source()
2177 case FNEG_d: fneg(kFormatD, vreg(fd), vreg(fn)); return; in VisitFPDataProcessing1Source()
2211 VectorFormat vform = (instr->Mask(FP64) == FP64) ? kFormatD : kFormatS; in VisitFPDataProcessing2Source()
Dlogic-a64.cc1393 VIXL_ASSERT(vform == kFormatD); in addp()
2057 case kFormatS : upperhalf = false; srcform = kFormatD; break; in extractnarrow()
4222 VIXL_ASSERT(vform == kFormatD); \
4848 double result = FixedToDouble(src.Int(kFormatD, i), fbits, round); in scvtf()
4867 double result = UFixedToDouble(src.Uint(kFormatD, i), fbits, round); in ucvtf()
Ddisasm-a64.cc1811 if (nfd.GetVectorFormat() == kFormatD) { in VisitNEONCopy()
1823 if (nfd.GetVectorFormat() == kFormatD) { in VisitNEONCopy()