Searched refs:sha1h (Results 1 – 15 of 15) sorted by relevance
/external/llvm/test/MC/AArch64/ |
D | arm64-crypto.s | 16 sha1h s0, s1 32 ; CHECK: sha1h s0, s1 ; encoding: [0x20,0x08,0x28,0x5e] 53 sha1h s30, s0 64 ; CHECK: sha1h s30, s0 ; encoding: [0x1e,0x08,0x28,0x5e]
|
D | neon-crypto.s | 22 sha1h s0, s1
|
D | neon-diagnostics.s | 6339 sha1h b0, b1 6340 sha1h h0, h1 6341 sha1h d0, d1 define 6342 sha1h q0, q1
|
/external/llvm/test/MC/ARM/ |
D | thumb-neon-crypto.s | 12 sha1h.32 q0, q1 13 @ CHECK: sha1h.32 q0, q1 @ encoding: [0xb9,0xff,0xc2,0x02]
|
D | neon-crypto.s | 17 sha1h.32 q0, q1 20 @ CHECK: sha1h.32 q0, q1 @ encoding: [0xc2,0x02,0xb9,0xf3]
|
D | directive-arch_extension-crypto.s | 31 sha1h.32 q0, q1 77 sha1h.32 q0, q1
|
D | thumb-invalid-crypto.txt | 15 @ CHECK: error: instruction 'sha1h' is not predicable, but condition code specified
|
D | invalid-neon-v8.s | 39 sha1h.32 d0, q1
|
/external/llvm/test/CodeGen/ARM/ |
D | intrinsics-crypto.ll | 22 %resscalar = call i32 @llvm.arm.neon.sha1h(i32 %scalar) 24 ; CHECK: sha1h.32 q{{[0-9]+}}, q{{[0-9]+}} 50 declare i32 @llvm.arm.neon.sha1h(i32)
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-crypto.txt | 30 # CHECK: sha1h s0, s1 45 # CHECK-APPLE: sha1h s0, s1
|
/external/boringssl/linux-arm/crypto/sha/ |
D | sha1-armv4-large.S | 1354 .byte 0xc0,0x62,0xb9,0xf3 @ sha1h q3,q0 @ 0 1358 .byte 0xc0,0x42,0xb9,0xf3 @ sha1h q2,q0 @ 1 1363 .byte 0xc0,0x62,0xb9,0xf3 @ sha1h q3,q0 @ 2 1368 .byte 0xc0,0x42,0xb9,0xf3 @ sha1h q2,q0 @ 3 1373 .byte 0xc0,0x62,0xb9,0xf3 @ sha1h q3,q0 @ 4 1378 .byte 0xc0,0x42,0xb9,0xf3 @ sha1h q2,q0 @ 5 1383 .byte 0xc0,0x62,0xb9,0xf3 @ sha1h q3,q0 @ 6 1388 .byte 0xc0,0x42,0xb9,0xf3 @ sha1h q2,q0 @ 7 1393 .byte 0xc0,0x62,0xb9,0xf3 @ sha1h q3,q0 @ 8 1398 .byte 0xc0,0x42,0xb9,0xf3 @ sha1h q2,q0 @ 9 [all …]
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-crypto.ll | 39 declare i32 @llvm.aarch64.crypto.sha1h(i32 %hash_e) 83 ; CHECK: sha1h [[RES:s[0-9]+]], [[HASH_E]] 85 %res = call i32 @llvm.aarch64.crypto.sha1h(i32 %hash_e)
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | neon-crypto.txt | 13 # CHECK: sha1h.32 q0, q1
|
D | thumb-neon-crypto.txt | 13 # CHECK: sha1h.32 q0, q1
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 5188 def SHA1Hrr : SHAInstSS< 0b0000, "sha1h", int_aarch64_crypto_sha1h>;
|