/external/llvm/test/MC/AArch64/ |
D | neon-simd-shift.s | 317 sqrshrun2 v0.16b, v1.8h, #3 318 sqrshrun2 v0.8h, v1.4s, #3 319 sqrshrun2 v0.4s, v1.2d, #3
|
D | arm64-advsimd.s | 1493 sqrshrun2.16b v0, v0, #2 1495 sqrshrun2.8h v0, v0, #4 1497 sqrshrun2.4s v0, v0, #6 1665 ; CHECK: sqrshrun2.16b v0, v0, #2 ; encoding: [0x00,0x8c,0x0e,0x6f] 1667 ; CHECK: sqrshrun2.8h v0, v0, #4 ; encoding: [0x00,0x8c,0x1c,0x6f] 1669 ; CHECK: sqrshrun2.4s v0, v0, #6 ; encoding: [0x00,0x8c,0x3a,0x6f] 1827 sqrshrun2 v8.16b, v9.8h, #2 1829 sqrshrun2 v6.8h, v7.4s, #4 1831 sqrshrun2 v4.4s, v5.2d, #6 1894 ; CHECK: sqrshrun2.16b v8, v9, #2 ; encoding: [0x28,0x8d,0x0e,0x6f] [all …]
|
D | neon-diagnostics.s | 1897 sqrshrun2 v0.16b, v1.8h, #17 1898 sqrshrun2 v0.8h, v1.4s, #33 1899 sqrshrun2 v0.4s, v1.2d, #65
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-neon-simd-shift.ll | 401 ; CHECK: sqrshrun2 {{v[0-9]+}}.16b, {{v[0-9]+}}.8h, #3 412 ; CHECK: sqrshrun2 {{v[0-9]+}}.8h, {{v[0-9]+}}.4s, #9 423 ; CHECK: sqrshrun2 {{v[0-9]+}}.4s, {{v[0-9]+}}.2d, #19
|
D | arm64-vshift.ll | 973 ;CHECK: sqrshrun2.16b v0, {{v[0-9]+}}, #1 983 ;CHECK: sqrshrun2.8h v0, {{v[0-9]+}}, #1 993 ;CHECK: sqrshrun2.4s v0, {{v[0-9]+}}, #1
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-advsimd.txt | 2068 # CHECK: sqrshrun2.16b v0, v0, #6 2070 # CHECK: sqrshrun2.8h v0, v0, #12 2072 # CHECK: sqrshrun2.4s v0, v0, #26
|
D | neon-instructions.txt | 1005 # CHECK: sqrshrun2 v0.16b, v1.8h, #3 1006 # CHECK: sqrshrun2 v0.8h, v1.4s, #3 1007 # CHECK: sqrshrun2 v0.4s, v1.2d, #3
|
/external/valgrind/none/tests/arm64/ |
D | fp_and_simd.stdout.exp | 28240 sqrshrun2 v4.4s, v29.2d, #1 6c2283e18530e2ecae7ce69904739176 62cfeb8057eafe4980c095378474fab8 … 28241 sqrshrun2 v4.4s, v29.2d, #17 ca0bfc60e7da29c3e2aa1781cf89b476 42392cf84ee43bf332410340109a3923 … 28242 sqrshrun2 v4.4s, v29.2d, #32 13f0d9983f744d77759a0146c312ca35 a699a9625344ae30dc7c0160ddabc205 … 28246 sqrshrun2 v4.8h, v29.4s, #1 ebe6b93db5ae0f5bfa615985b1351733 d5287afd6a491a6cac201e39219c4ebf … 28247 sqrshrun2 v4.8h, v29.4s, #9 6ddc2c3778122b7a0a347dbf141c88d2 6970c54051cc3dadcb178ee6d564eb19 … 28248 sqrshrun2 v4.8h, v29.4s, #16 1b0e432b70a566b4b9099817e0b72c70 c1ed8cb586f5d7c12107cfe80b56122a … 28252 sqrshrun2 v4.16b, v29.8h, #1 417106fddea05cdb22ff75ce6f4c9721 50a91cbed063e40bef37b42d3dbaba70 … 28253 sqrshrun2 v4.16b, v29.8h, #4 0916db8c352ce5332dec689fcc3512ea e06f1034a1fc5a43fe55794d81b187f2 … 28254 sqrshrun2 v4.16b, v29.8h, #8 d5306d8c1a9e259eaf116b05ea8858ab 0ca1985419f3de471ea3273c9f8a7624 …
|
/external/vixl/src/vixl/a64/ |
D | simulator-a64.h | 2138 LogicVRegister sqrshrun2(VectorFormat vform,
|
D | macro-assembler-a64.h | 2409 V(sqrshrun2, Sqrshrun2) \
|
D | assembler-a64.h | 3372 void sqrshrun2(const VRegister& vd,
|
D | simulator-a64.cc | 3811 sqrshrun2(vf, rd, rn, right_shift); in VisitNEONShiftImmediate()
|
D | logic-a64.cc | 2773 LogicVRegister Simulator::sqrshrun2(VectorFormat vform, in sqrshrun2() function in vixl::Simulator
|
D | assembler-a64.cc | 4475 void Assembler::sqrshrun2(const VRegister& vd, in sqrshrun2() function in vixl::Assembler
|
/external/vixl/doc/ |
D | supported-instructions.md | 3534 void sqrshrun2(const VRegister& vd,
|