| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | SIRegisterInfo.cpp | 21 const TargetInstrInfo &tii) in SIRegisterInfo() argument
22 : AMDGPURegisterInfo(tm, tii), in SIRegisterInfo()
24 TII(tii) in SIRegisterInfo()
|
| D | AMDGPURegisterInfo.cpp | 20 const TargetInstrInfo &tii) in AMDGPURegisterInfo() argument
23 TII(tii) in AMDGPURegisterInfo()
|
| D | R600RegisterInfo.cpp | 21 const TargetInstrInfo &tii) in R600RegisterInfo() argument
22 : AMDGPURegisterInfo(tm, tii), in R600RegisterInfo()
24 TII(tii) in R600RegisterInfo()
|
| D | AMDILCFGStructurizer.cpp | 1903 const AMDGPUInstrInfo *tii = in addLoopEndbranchBlock() local
1971 tii->getMovImmInstr(preBranchBlk->getParent(), preValReg, in addLoopEndbranchBlock()
1977 BuildMI(preBranchBlk, DL, tii->get(tii->getIEQOpcode()), condResReg) in addLoopEndbranchBlock()
1980 BuildMI(preBranchBlk, DL, tii->get(AMDGPU::BRANCH_COND_i32)) in addLoopEndbranchBlock()
3013 const TargetInstrInfo *tii = passRep->getTargetInstrInfo(); in insertInstrBefore() local
3015 blk->getParent()->CreateMachineInstr(tii->get(newOpcode), DL); in insertInstrBefore()
3036 const TargetInstrInfo *tii = passRep->getTargetInstrInfo(); in insertInstrEnd() local
3038 ->CreateMachineInstr(tii->get(newOpcode), DL); in insertInstrEnd()
3050 const TargetInstrInfo *tii = passRep->getTargetInstrInfo(); in insertInstrBefore() local
3053 blk->getParent()->CreateMachineInstr(tii->get(newOpcode), in insertInstrBefore()
[all …]
|
| D | SIRegisterInfo.h | 30 SIRegisterInfo(AMDGPUTargetMachine &tm, const TargetInstrInfo &tii);
|
| D | R600RegisterInfo.h | 30 R600RegisterInfo(AMDGPUTargetMachine &tm, const TargetInstrInfo &tii);
|
| D | AMDGPURegisterInfo.h | 36 AMDGPURegisterInfo(TargetMachine &tm, const TargetInstrInfo &tii);
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonBitTracker.h | 27 const HexagonInstrInfo &tii, MachineFunction &mf);
|
| D | HexagonBitTracker.cpp | 27 const HexagonInstrInfo &tii, in HexagonEvaluator() argument
29 : MachineEvaluator(tri, mri), MF(mf), MFI(*mf.getFrameInfo()), TII(tii) { in HexagonEvaluator()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetSchedule.cpp | 55 const TargetInstrInfo *tii) { in init() argument
58 TII = tii; in init()
|
| D | BranchFolding.h | 34 const TargetInstrInfo *tii,
|
| D | BranchFolding.cpp | 196 const TargetInstrInfo *tii, in OptimizeFunction() argument
199 if (!tii) return false; in OptimizeFunction()
203 TII = tii; in OptimizeFunction()
|
| D | MachineScheduler.cpp | 1305 LoadClusterMutation(const TargetInstrInfo *tii, in LoadClusterMutation() argument
1307 : TII(tii), TRI(tri) {} in LoadClusterMutation()
|
| /external/llvm/include/llvm/CodeGen/ |
| D | TargetSchedule.h | 55 const TargetInstrInfo *tii);
|
| /external/doclava/src/com/google/doclava/ |
| D | Stubs.java | 269 for (TypeInfo tii : ti.typeArguments()) { in findHiddenClasses()
271 if (tii.qualifiedTypeName() != ti.qualifiedTypeName()) { in findHiddenClasses()
272 ClassInfo hiddenClass = findHiddenClasses(tii); in findHiddenClasses()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | ScheduleDAGRRList.cpp | 1662 const TargetInstrInfo *tii, in RegReductionPQBase() argument
1667 MF(mf), TII(tii), TRI(tri), TLI(tli), scheduleDAG(nullptr) { in RegReductionPQBase()
1782 const TargetInstrInfo *tii, in RegReductionPriorityQueue() argument
1786 tii, tri, tli), in RegReductionPriorityQueue()
|
| /external/webrtc/talk/media/testdata/ |
| D | voice.rtpdump | 84 …ih����ajtnlg_mrw}���������������������znx�sythbZ\]j`_\]^e}�����������������tii[YRUSVZYUb����������…
|
| /external/hyphenation-patterns/nb/ |
| D | hyph-nb.pat.txt | 23279 2tii
|
| /external/hyphenation-patterns/nn/ |
| D | hyph-nn.pat.txt | 23279 2tii
|