Searched refs:uabdl2 (Results 1 – 15 of 15) sorted by relevance
| /external/llvm/test/MC/AArch64/ |
| D | neon-3vdiff.s | 137 uabdl2 v0.8h, v1.16b, v2.16b
138 uabdl2 v0.4s, v1.8h, v2.8h
139 uabdl2 v0.2d, v1.4s, v2.4s
|
| D | arm64-advsimd.s | 2110 uabdl2 v9.8h, v13.16b, v14.16b
2112 uabdl2 v9.4s, v13.8h, v14.8h
2114 uabdl2 v9.2d, v13.4s, v14.4s
2116 ; CHECK: uabdl2.8h v9, v13, v14 ; encoding: [0xa9,0x71,0x2e,0x6e]
2118 ; CHECK: uabdl2.4s v9, v13, v14 ; encoding: [0xa9,0x71,0x6e,0x6e]
2120 ; CHECK: uabdl2.2d v9, v13, v14 ; encoding: [0xa9,0x71,0xae,0x6e]
|
| D | neon-diagnostics.s | 2309 uabdl2 v0.8h, v1.16h, v2.16b
2310 uabdl2 v0.4s, v1.8s, v2.8h
2311 uabdl2 v0.2d, v1.4d, v2.4s
|
| /external/libavc/encoder/armv8/ |
| D | ime_distortion_metrics_av8.s | 826 uabdl2 v15.8h, v0.16b, v1.16b
828 uabdl2 v16.8h, v2.16b, v3.16b
830 uabdl2 v17.8h, v4.16b, v5.16b
832 uabdl2 v18.8h, v6.16b, v7.16b
|
| /external/llvm/test/CodeGen/AArch64/ |
| D | arm64-vabs.ll | 102 ;CHECK: uabdl2.8h
115 ;CHECK: uabdl2.4s
127 ;CHECK: uabdl2.2d
139 ; CHECK: uabdl2.8h
163 ; CHECK: uabdl2.4s
185 ; CHECK: uabdl2.2d
847 ; CHECK: uabdl2.2d
|
| D | arm64-neon-3vdiff.ll | 1222 ; CHECK: uabdl2 {{v[0-9]+}}.8h, {{v[0-9]+}}.16b, {{v[0-9]+}}.16b
1233 ; CHECK: uabdl2 {{v[0-9]+}}.4s, {{v[0-9]+}}.8h, {{v[0-9]+}}.8h
1244 ; CHECK: uabdl2 {{v[0-9]+}}.2d, {{v[0-9]+}}.4s, {{v[0-9]+}}.4s
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | neon-instructions.txt | 1230 # CHECK: uabdl2 v0.8h, v1.16b, v2.16b
1231 # CHECK: uabdl2 v0.4s, v1.8h, v2.8h
1232 # CHECK: uabdl2 v0.2d, v1.4s, v2.4s
|
| /external/vixl/src/vixl/a64/ |
| D | simulator-a64.h | 2169 V(uabdl2) \
|
| D | macro-assembler-a64.h | 2206 V(uabdl2, Uabdl2) \
|
| D | assembler-a64.h | 3430 void uabdl2(const VRegister& vd,
|
| D | simulator-a64.cc | 2716 case NEON_UABDL2: uabdl2(vf_l, rd, rn, rm); break; in VisitNEON3Different()
|
| D | logic-a64.cc | 3029 LogicVRegister Simulator::uabdl2(VectorFormat vform, in uabdl2() function in vixl::Simulator
|
| D | assembler-a64.cc | 2405 V(uabdl2, NEON_UABDL2, vn.IsVector() && vn.IsQ()) \
|
| /external/vixl/doc/ |
| D | supported-instructions.md | 4081 void uabdl2(const VRegister& vd,
|
| /external/valgrind/none/tests/arm64/ |
| D | fp_and_simd.stdout.exp | 27358 uabdl2 v2.2d, v11.4s, v29.4s e2b67e673e9fdb400789be6c3828446a 584cb2b96c2de73f871a86f6cf9e9664 …
27360 uabdl2 v2.4s, v11.8h, v29.8h 4552469bf46c759d1d16ea1f29690017 bb903daab9e92fc4538393a39ecf2fc3 …
27362 uabdl2 v2.8h, v11.16b, v29.16b 0749ee0fe298b9eda6e3ea5827ab19bb d4e83fd5173b39b3eae30ccd523b3d92…
|