/external/llvm/test/MC/ARM/ |
D | directive-arch_extension-simd.s | 111 vrintm.f32 s0, s0 113 vrintm.f64 d0, d0 115 vrintm.f32.f32 s0, s0 117 vrintm.f64.f64 d0, d0 219 vrintm.f32 s0, s0 221 vrintm.f64 d0, d0 223 vrintm.f32.f32 s0, s0 225 vrintm.f64.f64 d0, d0
|
D | thumb-neon-v8.s | 64 vrintm.f32 d3, d0 65 @ CHECK: vrintm.f32 d3, d0 @ encoding: [0xba,0xff,0x80,0x36] 66 vrintm.f32 q1, q4 67 @ CHECK: vrintm.f32 q1, q4 @ encoding: [0xba,0xff,0xc8,0x26]
|
D | neon-v8.s | 64 vrintm.f32 d3, d0 65 @ CHECK: vrintm.f32 d3, d0 @ encoding: [0x80,0x36,0xba,0xf3] 66 vrintm.f32 q1, q4 67 @ CHECK: vrintm.f32 q1, q4 @ encoding: [0xc8,0x26,0xba,0xf3]
|
D | directive-arch_extension-fp.s | 139 vrintm.f32 s0, s0 141 vrintm.f64 d0, d0 143 vrintm.f32.f32 s0, s0 145 vrintm.f64.f64 d0, d0 275 vrintm.f32 s0, s0 277 vrintm.f64 d0, d0 279 vrintm.f32.f32 s0, s0 281 vrintm.f64.f64 d0, d0
|
D | thumb-fp-armv8.s | 127 vrintm.f64 d3, d4 128 @ CHECK: vrintm.f64 d3, d4 @ encoding: [0xbb,0xfe,0x44,0x3b] 129 vrintm.f32 s12, s1 130 @ CHECK: vrintm.f32 s12, s1 @ encoding: [0xbb,0xfe,0x60,0x6a]
|
D | fp-armv8.s | 121 vrintm.f64 d3, d4 122 @ CHECK: vrintm.f64 d3, d4 @ encoding: [0x44,0x3b,0xbb,0xfe] 123 vrintm.f32 s12, s1 124 @ CHECK: vrintm.f32 s12, s1 @ encoding: [0x60,0x6a,0xbb,0xfe]
|
D | fullfp16-neon.s | 371 vrintm.f16.f16 d0, d1 372 vrintm.f16.f16 q0, q1 373 @ ARM: vrintm.f16 d0, d1 @ encoding: [0x81,0x06,0xb6,0xf3] 374 @ ARM: vrintm.f16 q0, q1 @ encoding: [0xc2,0x06,0xb6,0xf3] 375 @ THUMB: vrintm.f16 d0, d1 @ encoding: [0xb6,0xff,0x81,0x06] 376 @ THUMB: vrintm.f16 q0, q1 @ encoding: [0xb6,0xff,0xc2,0x06]
|
D | fullfp16-neon-neg.s | 266 vrintm.f16.f16 d0, d1 267 vrintm.f16.f16 q0, q1
|
D | diagnostics.s | 476 vrintm.f64 d12, d13
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | neon-v8.txt | 65 # CHECK: vrintm.f32 d3, d0 67 # CHECK: vrintm.f32 q1, q4
|
D | thumb-neon-v8.txt | 65 # CHECK: vrintm.f32 d3, d0 67 # CHECK: vrintm.f32 q1, q4
|
D | fp-armv8.txt | 152 # CHECK: vrintm.f64 d3, d4 155 # CHECK: vrintm.f32 s12, s1
|
D | thumb-fp-armv8.txt | 160 # CHECK: vrintm.f64 d3, d4 163 # CHECK: vrintm.f32 s12, s1
|
D | fullfp16-neon-thumb.txt | 243 # CHECK: vrintm.f16 d0, d1 244 # CHECK: vrintm.f16 q0, q1
|
D | fullfp16-neon-arm.txt | 243 # CHECK: vrintm.f16 d0, d1 244 # CHECK: vrintm.f16 q0, q1
|
/external/llvm/test/CodeGen/ARM/ |
D | arm32-rounding.ll | 6 ; CHECK: vrintm.f32 15 ; DP: vrintm.f64
|
/external/v8/test/cctest/ |
D | test-disasm-arm.cc | 771 COMPARE(vrintm(d0, d0), "febb0b40 vrintm.f64.f64 d0, d0"); in TEST() 772 COMPARE(vrintm(d2, d3), "febb2b43 vrintm.f64.f64 d2, d3"); in TEST()
|
D | test-assembler-arm.cc | 1941 __ vrintm(s5, s6); in TEST() local 2046 __ vrintm(d5, d6); in TEST() local
|
/external/llvm/test/CodeGen/Thumb2/ |
D | float-intrinsics-float.ll | 136 ; FP-ARMv8: vrintm.f32
|
D | float-intrinsics-double.ll | 142 ; FP-ARMv8: vrintm.f64
|
/external/v8/src/arm/ |
D | assembler-arm.h | 1218 void vrintm(const SwVfpRegister dst, const SwVfpRegister src); 1219 void vrintm(const DwVfpRegister dst, const DwVfpRegister src);
|
D | assembler-arm.cc | 3444 void Assembler::vrintm(const SwVfpRegister dst, const SwVfpRegister src) { in vrintm() function in v8::internal::Assembler 3458 void Assembler::vrintm(const DwVfpRegister dst, const DwVfpRegister src) { in vrintm() function in v8::internal::Assembler
|
/external/v8/src/compiler/arm/ |
D | code-generator-arm.cc | 798 __ vrintm(i.OutputFloat32Register(), i.InputFloat32Register(0)); in AssembleArchInstruction() local 801 __ vrintm(i.OutputFloat64Register(), i.InputFloat64Register(0)); in AssembleArchInstruction() local
|