Home
last modified time | relevance | path

Searched refs:WIDTH0 (Results 1 – 4 of 4) sorted by relevance

/hardware/intel/img/psb_video/src/
Dpnw_MPEG2.c894 #define WIDTH0 (0x0016c6ed) macro
915 …psb_cmdbuf_reg_set(cmdbuf, REGISTER_OFFSET(MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0), WIDTH0); in psb__MPEG2_write_VLC_tables()
Dpnw_MPEG4.c1695 #define WIDTH0 (0x09a596ed) macro
1723 …psb_cmdbuf_reg_set(cmdbuf, REGISTER_OFFSET(MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0), WIDTH0); in psb__MPEG4_write_VLC_tables()
/hardware/intel/img/psb_video/src/mrst/
Dpsb_MPEG2.c892 #define WIDTH0 (0x0016c6ed) macro
906 …psb_cmdbuf_reg_set(cmdbuf, REGISTER_OFFSET(MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0), WIDTH0); in psb__MPEG2_write_VLC_tables()
Dpsb_MPEG4.c896 #define WIDTH0 (0x09a596ed) macro
917 …psb_cmdbuf_reg_set(cmdbuf, REGISTER_OFFSET(MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0), WIDTH0); in psb__MPEG4_write_VLC_tables()