Home
last modified time | relevance | path

Searched refs:BRANCH (Results 1 – 20 of 20) sorted by relevance

/toolchain/binutils/binutils-2.25/gas/config/
Dtc-ns32k.c321 #define BRANCH 1 macro
346 {(63), (-64), 1, IND (BRANCH, WORD)},
347 {(8192), (-8192), 2, IND (BRANCH, DOUBLE)},
962 IND (BRANCH, BYTE), in encode_operand()
994 pcrel, pcrel_adjust, 1, IND (BRANCH, BYTE), NULL, -1, 0); in encode_operand()
1001 pcrel, pcrel_adjust, 1, IND (BRANCH, BYTE), NULL, -1, 1); in encode_operand()
1834 IND (BRANCH, UNDEF), /* Expecting in convert_iif()
2016 case IND (BRANCH, BYTE): in md_convert_frag()
2019 case IND (BRANCH, WORD): in md_convert_frag()
2022 case IND (BRANCH, DOUBLE): in md_convert_frag()
[all …]
Dtc-d10v.c849 && (op1->exec_type & (ALONE | BRANCH))) in parallel_ok()
/toolchain/binutils/binutils-2.25/opcodes/
Dlm32-opc.c196 { { MNEM, ' ', OP (R0), ',', OP (R1), ',', OP (BRANCH), 0 } },
202 { { MNEM, ' ', OP (R0), ',', OP (R1), ',', OP (BRANCH), 0 } },
208 { { MNEM, ' ', OP (R0), ',', OP (R1), ',', OP (BRANCH), 0 } },
214 { { MNEM, ' ', OP (R0), ',', OP (R1), ',', OP (BRANCH), 0 } },
220 { { MNEM, ' ', OP (R0), ',', OP (R1), ',', OP (BRANCH), 0 } },
226 { { MNEM, ' ', OP (R0), ',', OP (R1), ',', OP (BRANCH), 0 } },
Dmips16-opc.c101 case 'p': BRANCH (16, 0, 1); in decode_mips16_operand()
102 case 'q': BRANCH (16, 0, 1); in decode_mips16_operand()
130 case 'p': BRANCH (8, 0, 1); in decode_mips16_operand()
131 case 'q': BRANCH (11, 0, 1); in decode_mips16_operand()
Dd10v-opc.c191 { "bra.s", SHORT_B, 3, MU, ALONE|BRANCH|PAR, 0x4800, 0x7f00, { ANUM8 } },
192 { "bra.l", LONG_B, 3, MU, BRANCH|SEQ, 0x24000000, 0x3fff0000, { ANUM16 } },
194 { "brf0f.s", SHORT_B, 3, MU, BRANCH|PAR|RF0, 0x4a00, 0x7f00, { ANUM8 } },
197 { "brf0t.s", SHORT_B, 3, MU, BRANCH|PAR|RF0, 0x4b00, 0x7f00, { ANUM8 } },
229 { "jmp", SHORT_2, 3, MU, ALONE|BRANCH|PAR, 0x4c00, 0x7fe1, { RSRC } },
Dnds32-asm.c292 {"jr", "%rb", JREG (JR), 4, ATTR (BRANCH) | ATTR_ALL, 0, NULL, 0, NULL},
293 {"jral", "%rt,%rb", JREG (JRAL), 4, ATTR (BRANCH) | ATTR_ALL, 0, NULL, 0, NULL},
294 {"jrnez", "%rb", JREG (JRNEZ), 4, ATTR (BRANCH) | ATTR_V3, 0, NULL, 0, NULL},
295 {"jralnez", "%rt,%rb", JREG (JRALNEZ), 4, ATTR (BRANCH) | ATTR_V3, 0, NULL, 0, NULL},
296 {"ret", "%rb", JREG (JR) | JREG_RET, 4, ATTR (BRANCH) | ATTR_ALL, 0, NULL, 0, NULL},
297 …{"ifret", "", JREG (JR) | JREG_IFC | JREG_RET, 4, ATTR (BRANCH) | ATTR (IFC_EXT), 0, NULL, 0, NU…
298 {"jral", "%rb", JREG (JRAL) | RT (30), 4, ATTR (BRANCH) | ATTR_ALL, 0, NULL, 0, NULL},
299 {"jralnez", "%rb", JREG (JRALNEZ) | RT (30), 4, ATTR (BRANCH) | ATTR_V3, 0, NULL, 0, NULL},
300 {"ret", "", JREG (JR) | JREG_RET | RB (30), 4, ATTR (BRANCH) | ATTR_ALL, 0, NULL, 0, NULL},
301 {"jr", "%dtitoff %rb", JREG (JR), 4, ATTR (BRANCH) | ATTR_V3MEX_V1, 0, NULL, 0, NULL},
[all …]
Dmips-formats.h139 #define BRANCH(SIZE, LSB, SHIFT) \ macro
Dnds32-asm.h164 #define ATTR_PCREL (ATTR (PCREL) | ATTR (BRANCH))
Darc-opc.c247 #define BRANCH (FORCELIMM + 1) macro
252 #define JUMP (BRANCH + 1)
Dlm32-opinst.c86 { INPUT, "branch", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (BRANCH), 0, COND_REF },
Dmicromips-opc.c78 case 'D': BRANCH (10, 0, 1); in decode_micromips_operand()
79 case 'E': BRANCH (7, 0, 1); in decode_micromips_operand()
185 case 'p': BRANCH (16, 0, 1); in decode_micromips_operand()
Drx-decode.opc724 /* BRANCH */
Dmips-opc.c192 case '\'': BRANCH (26, 0, 2); in decode_mips_operand()
193 case '"': BRANCH (21, 0, 2); in decode_mips_operand()
256 case 'p': BRANCH (16, 0, 2); in decode_mips_operand()
DChangeLog-2013333 (JUMP, JALX, BRANCH): Update accordingly.
/toolchain/binutils/binutils-2.25/bfd/
Dcoff-sh.c1549 #define BRANCH (0x4) macro
1620 { 0x000b, BRANCH | DELAY | USESSP }, /* rts */
1625 { 0x002b, BRANCH | DELAY | SETSSP }, /* rte */
1633 { 0x0003, BRANCH | DELAY | USES1 | SETSSP }, /* bsrf rn */
1636 { 0x0023, BRANCH | DELAY | USES1 }, /* braf rn */
1737 { 0x400b, BRANCH | DELAY | USES1 }, /* jsr @rn */
1757 { 0x402b, BRANCH | DELAY | USES1 }, /* jmp @rn */
1850 { 0x8900, BRANCH | USESSP }, /* bt label */
1851 { 0x8b00, BRANCH | USESSP }, /* bf label */
1853 { 0x8d00, BRANCH | DELAY | USESSP }, /* bt/s label */
[all …]
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mmix/
Dgeta-op.s1 # Simple GETA/BRANCH/PUSHJ operands.
/toolchain/binutils/binutils-2.25/include/opcode/
Dd10v.h81 #define BRANCH 512 /* branch, no link */ macro
Dh8300.h917 #define BRANCH(code, name, op) \ macro
1255 BRANCH (O (O_BRA, SB), "bra", 0x0),
1289 BRANCH (O (O_BRA, SB), "bt", 0x0),
1290 BRANCH (O (O_BRN, SB), "brn", 0x1),
1291 BRANCH (O (O_BRN, SB), "bf", 0x1),
1292 BRANCH (O (O_BHI, SB), "bhi", 0x2),
1293 BRANCH (O (O_BLS, SB), "bls", 0x3),
1294 BRANCH (O (O_BCC, SB), "bcc", 0x4),
1295 BRANCH (O (O_BCC, SB), "bhs", 0x4),
1296 BRANCH (O (O_BCS, SB), "bcs", 0x5),
[all …]
/toolchain/binutils/binutils-2.25/cpu/
Dcris.cpu110 (define-pmacro MACH-BRANCH-OFFSET-AT-INSN MACH-V32)
111 (define-pmacro MACH-BRANCH-OFFSET-AFTER-INSN MACH-PRE-V32)
Depiphany.cpu290 BRANCH ;; 1000