Home
last modified time | relevance | path

Searched refs:HW_H_IADDR (Results 1 – 25 of 28) sorted by relevance

12

/toolchain/binutils/binutils-2.25/opcodes/
Dm32r-opinst.c106 { INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, COND_REF },
113 { INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, COND_REF },
119 { INPUT, "disp16", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP16), 0, COND_REF },
127 { INPUT, "disp16", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP16), 0, COND_REF },
134 { INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, 0 },
142 { INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, 0 },
151 { INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, COND_REF },
160 { INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, COND_REF },
168 { INPUT, "disp8", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP8), 0, 0 },
174 { INPUT, "disp24", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (DISP24), 0, 0 },
Dlm32-opinst.c80 { INPUT, "call", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (CALL), 0, 0 },
86 { INPUT, "branch", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (BRANCH), 0, COND_REF },
102 { INPUT, "call", HW_H_IADDR, CGEN_MODE_USI, OP_ENT (CALL), 0, 0 },
Dlm32-desc.c223 { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
304 { "branch", LM32_OPERAND_BRANCH, HW_H_IADDR, 15, 16,
308 { "call", LM32_OPERAND_CALL, HW_H_IADDR, 25, 26,
Dm32r-desc.c237 { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
406 { "disp8", M32R_OPERAND_DISP8, HW_H_IADDR, 8, 8,
410 { "disp16", M32R_OPERAND_DISP16, HW_H_IADDR, 16, 16,
414 { "disp24", M32R_OPERAND_DISP24, HW_H_IADDR, 8, 24,
Dor1k-opinst.c45 { INPUT, "disp26", HW_H_IADDR, CGEN_MODE_UDI, OP_ENT (DISP26), 0, 0 },
52 { INPUT, "disp26", HW_H_IADDR, CGEN_MODE_UDI, OP_ENT (DISP26), 0, 0 },
77 { INPUT, "disp26", HW_H_IADDR, CGEN_MODE_UDI, OP_ENT (DISP26), 0, COND_REF },
Dfr30-desc.c262 { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
482 { "label9", FR30_OPERAND_LABEL9, HW_H_IADDR, 8, 8,
486 { "label12", FR30_OPERAND_LABEL12, HW_H_IADDR, 5, 11,
Dlm32-desc.h150 , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CSR enumerator
Diq2000-desc.c223 { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
354 { "offset", IQ2000_OPERAND_OFFSET, HW_H_IADDR, 15, 16,
358 { "baseoff", IQ2000_OPERAND_BASEOFF, HW_H_IADDR, 15, 16,
362 { "jmptarg", IQ2000_OPERAND_JMPTARG, HW_H_IADDR, 15, 16,
442 { "jmptargq10", IQ2000_OPERAND_JMPTARGQ10, HW_H_IADDR, 20, 21,
Dm32r-desc.h179 , HW_H_IADDR, HW_H_PC, HW_H_HI16, HW_H_SLO16 enumerator
Dip2k-desc.h200 , HW_H_IADDR, HW_H_SPR, HW_H_REGISTERS, HW_H_STACK enumerator
Dfr30-desc.h202 , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR enumerator
Dxstormy16-desc.h229 , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_RB enumerator
Dmt-desc.h188 , HW_H_IADDR, HW_H_SPR, HW_H_PC, HW_MAX enumerator
Diq2000-desc.h245 , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_MAX enumerator
Depiphany-desc.c321 { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
760 { "simm24", EPIPHANY_OPERAND_SIMM24, HW_H_IADDR, 31, 24,
764 { "simm8", EPIPHANY_OPERAND_SIMM8, HW_H_IADDR, 15, 8,
Depiphany-desc.h270 , HW_H_IADDR, HW_H_REGISTERS, HW_H_FPREGISTERS, HW_H_ZBIT enumerator
Dmep-desc.h209 , HW_H_IADDR, HW_H_PC, HW_H_GPR, HW_H_CSR enumerator
Dxc16x-desc.h318 , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_CR enumerator
Dip2k-desc.c274 { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
Dxstormy16-desc.c229 { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
Dm32c-desc.h175 , HW_H_IADDR, HW_H_PC, HW_H_GR, HW_H_GR_QI enumerator
Dmt-desc.c197 { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
Dor1k-desc.h426 , HW_H_IADDR, HW_H_PC, HW_H_FSR, HW_H_FDR enumerator
Dfrv-desc.h686 , HW_H_IADDR, HW_H_RELOC_ANN, HW_H_PC, HW_H_PSR_IMPLE enumerator
Dfrv-desc.c1850 { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
2292 { "label16", FRV_OPERAND_LABEL16, HW_H_IADDR, 15, 16,
2364 { "label24", FRV_OPERAND_LABEL24, HW_H_IADDR, 17, 24,

12