Home
last modified time | relevance | path

Searched refs:RR (Results 1 – 16 of 16) sorted by relevance

/toolchain/binutils/binutils-2.25/include/opcode/
Dspu-insns.h143 APUOP(M_STOP, RR, 0x000, "stop", _A0(), 00000, BR) /* STOP stop */
144 APUOP(M_STOP2, RR, 0x000, "stop", _A1(A_U14), 00000, BR) /* STOP stop */
145 APUOP(M_STOPD, RR, 0x140, "stopd", _A3(A_T,A_A,A_B), 00111, BR) /* STOPD stop (wit…
146 APUOP(M_LNOP, RR, 0x001, "lnop", _A0(), 00000, LNOP) /* LNOP no_operation */
147 APUOP(M_SYNC, RR, 0x002, "sync", _A0(), 00000, BR) /* SYNC flush_pipe */
148 APUOP(M_DSYNC, RR, 0x003, "dsync", _A0(), 00000, BR) /* DSYNC flush_store_queue */
149 APUOP(M_MFSPR, RR, 0x00c, "mfspr", _A2(A_T,A_S), 00002, SPR) /* MFSPR RT<-SA */
150 APUOP(M_RDCH, RR, 0x00d, "rdch", _A2(A_T,A_H), 00002, SPR) /* ReaDCHannel RT<-CA:data */
151 APUOP(M_RCHCNT, RR, 0x00f, "rchcnt", _A2(A_T,A_H), 00002, SPR) /* ReaDCHanCouNT RT<-CA:count */
160 APUOP(M_MTSPR, RR, 0x10c, "mtspr", _A2(A_S,A_T), 00001, SPR) /* MTSPR SA<-RT */
[all …]
Dspu.h30 RR, enumerator
/toolchain/binutils/binutils-2.25/opcodes/
Di370-opc.c293 #define RR(op, r1, r2) \ macro
297 #define RR_MASK RR (0xff, 0x0, 0x0)
479 { "ar", 2, {{RR(0x1a,0,0), 0}}, {{RR_MASK, 0}}, I370, {RR_R1, RR_R2} },
480 { "adr", 2, {{RR(0x2a,0,0), 0}}, {{RR_MASK, 0}}, I370, {RR_R1, RR_R2} },
481 { "aer", 2, {{RR(0x3a,0,0), 0}}, {{RR_MASK, 0}}, I370, {RR_R1, RR_R2} },
482 { "alr", 2, {{RR(0x1e,0,0), 0}}, {{RR_MASK, 0}}, I370, {RR_R1, RR_R2} },
483 { "aur", 2, {{RR(0x2e,0,0), 0}}, {{RR_MASK, 0}}, I370, {RR_R1, RR_R2} },
484 { "awr", 2, {{RR(0x3e,0,0), 0}}, {{RR_MASK, 0}}, I370, {RR_R1, RR_R2} },
485 { "axr", 2, {{RR(0x36,0,0), 0}}, {{RR_MASK, 0}}, I370, {RR_R1, RR_R2} },
486 { "balr", 2, {{RR(0x05,0,0), 0}}, {{RR_MASK, 0}}, I370, {RR_R1, RR_R2} },
[all …]
Dia64-raw.tbl197 RR#; IC:mov-to-IND-RR+6; IC:mem-readers, IC:mem-writers, itc.i, itc.d, itr.i, itr.d, IC:non-access,…
198 RR#; IC:mov-to-IND-RR+6; IC:mov-from-IND-RR+6; impliedF
Dia64-waw.tbl139 RR#; IC:mov-to-IND-RR+6; IC:mov-to-IND-RR+6; impliedF
Dia64-ic.tbl133 mov-from-IND-RR; IC:mov-from-IND[Field(ireg) == rr]
202 mov-to-IND-RR; IC:mov-to-IND[Field(ireg) == rr]
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/hppa/unsorted/
Dbrlenbug.s1414 ldo RR'L$C0016(%r1),%r1 ;# 8836 movhi-2
1420 ldo RR'L$C0017(%r1),%r1 ;# 8838 movhi-2
1429 ldo RR'L$C0018(%r1),%r1 ;# 8843 movhi-2
1438 ldo RR'L$C0019(%r1),%r1 ;# 8848 movhi-2
1447 ldo RR'L$C0020(%r1),%r1 ;# 8853 movhi-2
1456 ldo RR'L$C0021(%r1),%r1 ;# 8858 movhi-2
1465 ldo RR'L$C0022(%r1),%r1 ;# 8863 movhi-2
1474 ldo RR'L$C0023(%r1),%r1 ;# 8868 movhi-2
1483 ldo RR'L$C0024(%r1),%r1 ;# 8873 movhi-2
1492 ldo RR'L$C0025(%r1),%r1 ;# 8878 movhi-2
[all …]
/toolchain/binutils/binutils-2.25/gas/config/
Dtc-arm.c18378 tCE("and", 0000000, _and, 3, (RR, oRR, SH), arit, t_arit3c),
18379 tC3("ands", 0100000, _ands, 3, (RR, oRR, SH), arit, t_arit3c),
18380 tCE("eor", 0200000, _eor, 3, (RR, oRR, SH), arit, t_arit3c),
18381 tC3("eors", 0300000, _eors, 3, (RR, oRR, SH), arit, t_arit3c),
18382 tCE("sub", 0400000, _sub, 3, (RR, oRR, SH), arit, t_add_sub),
18383 tC3("subs", 0500000, _subs, 3, (RR, oRR, SH), arit, t_add_sub),
18384 tCE("add", 0800000, _add, 3, (RR, oRR, SHG), arit, t_add_sub),
18385 tC3("adds", 0900000, _adds, 3, (RR, oRR, SHG), arit, t_add_sub),
18386 tCE("adc", 0a00000, _adc, 3, (RR, oRR, SH), arit, t_arit3c),
18387 tC3("adcs", 0b00000, _adcs, 3, (RR, oRR, SH), arit, t_arit3c),
[all …]
/toolchain/binutils/binutils-2.25/gas/doc/
Dc-s390.texi162 For example, the @samp{lr} mnemonic denotes the instruction format @samp{RR}
377 @item RR format: <insn> R1,R2
/toolchain/binutils/binutils-2.25/cpu/
Dip2k.cpu150 TEST NOT INC DECSZ RR RL SWAP INCSZ
/toolchain/binutils/binutils-2.25/gas/
DChangeLog-2010764 of just RR.
DChangeLog-96971170 (hppa_fix_adjustable): Don't adjust anything with a RR% or LR%
5016 any reloc with an LR% or RR% field selector for SOM.
DChangeLog-00015585 * config/tc-hppa.c (hppa_fix_adjustable): Correct LR%/RR% comment.
5619 the comment for symbols involved in LR% and RR% expressions.
DChangeLog-02036499 that implicitly use LR and RR selectors.
/toolchain/binutils/binutils-2.25/bfd/
DChangeLog-91933539 * hppa.c (round_down,round,round_up,L,R,LS,RS,LD,RD,LR,RR): Make
3653 LR, RR, hppa_field_adjust): New functions.
DChangeLog-94957061 the final value twice for LR and RR field selectors.