Home
last modified time | relevance | path

Searched refs:SP (Results 1 – 25 of 157) sorted by relevance

1234567

/toolchain/binutils/binutils-2.25/gas/testsuite/gas/bfin/
Dstack2.s11 [--SP ] = R0;
12 [--SP ] = R6;
14 [--SP ] = P0;
15 [--SP ] = P4;
17 [--SP ] = I0;
18 [--SP ] = I1;
20 [--SP ] = M0;
21 [--SP ] = M1;
23 [--SP ] = L0;
24 [--SP ] = L1;
[all …]
Dstack2.d8 0: 40 01 \[--SP\] = R0;
9 2: 46 01 \[--SP\] = R6;
10 4: 48 01 \[--SP\] = P0;
11 6: 4c 01 \[--SP\] = P4;
12 8: 50 01 \[--SP\] = I0;
13 a: 51 01 \[--SP\] = I1;
14 c: 54 01 \[--SP\] = M0;
15 e: 55 01 \[--SP\] = M1;
16 10: 5c 01 \[--SP\] = L0;
17 12: 5d 01 \[--SP\] = L1;
[all …]
Dstack.d7 0: 7a 01 \[--SP\] = SYSCFG;
8 2: 70 01 \[--SP\] = LC0;
9 4: 47 01 \[--SP\] = R7;
10 6: 61 01 \[--SP\] = A0.W;
11 8: 76 01 \[--SP\] = CYCLES;
12 a: 5a 01 \[--SP\] = B2;
13 c: 55 01 \[--SP\] = M1;
14 e: 48 01 \[--SP\] = P0;
17 10: d0 05 \[--SP\] = \(R7:2, P5:0\);
18 12: 70 05 \[--SP\] = \(R7:6\);
[all …]
Dload.d10 8: 0e e1 00 00 SP.L = 0x0;.*
28 4c: 06 6b SP = -0x20 \(X\);.*
39 6a: 7e 91 SP = \[FP\];
41 6e: f1 90 P1 = \[SP--\];
42 70: 96 af SP = \[P2 \+ 0x38\];
45 78: 3e e5 01 80 SP = \[FP \+ -0x1fffc\];
46 7c: 26 ac SP = \[P4 \+ 0x0\];
54 88: 33 e4 ff 7f R3 = \[SP \+ 0x1fffc\];
55 8c: 32 a0 R2 = \[SP \+ 0x0\];
57 92: 06 80 R0 = \[SP \+\+ P0\];
[all …]
Dcache2.s16 PREFETCH [ SP ] ;
26 PREFETCH [ SP++ ] ;
36 FLUSH [ SP ] ;
45 FLUSH [ SP++ ] ;
55 FLUSHINV [ SP ] ;
65 FLUSHINV [ SP++ ] ;
75 IFLUSH [ SP ] ;
85 IFLUSH [ SP++ ] ;
Dcache2.d13 c: 46 02 PREFETCH\[SP\];
21 1c: 66 02 PREFETCH\[SP\+\+\];
29 2c: 56 02 FLUSH\[SP\];
37 3c: 76 02 FLUSH\[SP\+\+\];
45 4c: 4e 02 FLUSHINV\[SP\];
53 5c: 6e 02 FLUSHINV\[SP\+\+\];
61 6c: 5e 02 IFLUSH\[SP\];
69 7c: 7e 02 IFLUSH\[SP\+\+\];
Dloop_temps.s7 [--SP] = R4;
8 [--SP] = R5;
9 [--SP] = P3;
10 [--SP] = P4;
15 [FP+-68] = SP;
16 R0 = SP;
80 SP -= P2;
81 [FP+-48] = SP;
151 SP -= P2;
152 [FP+-28] = SP;
[all …]
Dstore.d8 2: 71 92 \[SP\+\+\] = P1;
10 6: d6 bf \[P2 \+ 0x3c\] = SP;
20 18: b5 b3 \[SP \+ 0x38\] = R5;
21 1a: 33 e6 fc 3b \[SP \+ 0xeff0\] = R3;
34 34: b6 8d W\[SP\] = R6.H;
41 3e: b6 8a W\[SP\] = R2.L;
48 50: 56 8b W\[SP \+\+ P2\] = R5.L;
Dstack.s5 [--SP] = Lc0;
11 [--SP] = P0;
17 [--SP] = (R7:6);
28 R5 = [SP ++ ];
35 (r7:6) = [SP++];
Dmove2.s25 SP = SP; define
39 R5 = SP;
49 SP = R5; define
98 SP = M2; define
107 SP = L2; define
134 I2 = SP;
143 M2 = SP;
152 B2 = SP;
161 L2 = SP;
194 SP = USP; define
[all …]
Dmove2.d22 1c: 76 32 SP = SP;
33 32: 6e 30 R5 = SP;
42 44: 35 32 SP = R5;
82 94: b6 32 SP = M2;
90 a4: f6 32 SP = L2;
110 cc: 56 34 I2 = SP;
118 dc: 76 34 M2 = SP;
126 ec: 56 36 B2 = SP;
134 fc: 76 36 L2 = SP;
158 12c: f0 33 SP = USP;
[all …]
Dcache.s6 PREFETCH [SP];
12 FLUsH [SP++];
Dcache.d9 4: 46 02 PREFETCH\[SP\];
13 8: 76 02 FLUSH\[SP\+\+\];
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/m68hc11/
D9s12x-mov.d12 0000000e <.text\+0xe> movb #0x89, 0x1234,SP
14 00000018 <.text\+0x18> movb #0x80, \[0x3456,SP\]
18 0000002f <.text\+0x2f> movb 0x0000c567 <a4>, 0x1234,SP
20 0000003b <.text\+0x3b> movb 0x00001009 <a6>, \[0x8123,SP\]
23 0000004b <.text\+0x4b> movb 7,SP\+, 0xfd,Y
24 00000050 <.text\+0x50> movb 6,-SP, 0x3456,SP
26 0000005a <.text\+0x5a> movb 0xd,SP, \[0x2987,SP\]
29 00000069 <.text\+0x69> movb \[D,SP\], 0xfd,Y
30 0000006e <.text\+0x6e> movb \[D,PC\], 0x3456,SP
32 00000078 <.text\+0x78> movb \[D,Y\], \[0x2987,SP\]
[all …]
Dmovb.d107 152: 18 0a 8f cf movb 0xf,SP, 0xf,PC \{0x165 <cat2\+0x156>\}
108 156: 18 0a 8f cf movb 0xf,SP, 0xf,PC \{0x169 <cat2\+0x15a>\}
109 15a: 18 0a 8f cf movb 0xf,SP, 0xf,PC \{0x16d <cat2\+0x15e>\}
111 160: 18 0a 8f cf movb 0xf,SP, 0xf,PC \{0x173 <cat2\+0x164>\}
112 164: 18 0a 8f cf movb 0xf,SP, 0xf,PC \{0x177 <cat2\+0x168>\}
113 168: 18 0a 8f cf movb 0xf,SP, 0xf,PC \{0x17b <cat2\+0x16c>\}
115 16e: 18 0a 8f d0 movb 0xf,SP, 0xfff0,PC \{0x162 <cat2\+0x153>\}
116 172: 18 0a 8f d0 movb 0xf,SP, 0xfff0,PC \{0x166 <cat2\+0x157>\}
117 176: 18 0a 8f d0 movb 0xf,SP, 0xfff0,PC \{0x16a <cat2\+0x15b>\}
119 17c: 18 0a 90 cf movb 0xfff0,SP, 0xf,PC \{0x18f <cat2\+0x180>\}
[all …]
D9s12x-exg-sex-tfr.d19 0x00000014 exg SP,CCR
26 0x00000022 exg SP,D
31 0x0000002c exg SP,X
36 0x00000036 exg SP,Y
37 0x00000038 exg CCR,SP
38 0x0000003a exg D,SP
39 0x0000003c exg X,SP
40 0x0000003e exg Y,SP
41 0x00000040 exg SP,SP
55 0x0000005c tfr SP,D
[all …]
Dopers12.d19 0+0019 <L1\+0x10> oraa 0x80,SP
20 0+001c <L1\+0x13> orab 0xff80,SP
27 0+0035 <L1\+0x2c> ldab \[0x7fff,SP\]
36 0+004c <L1\+0x43> addd 1,SP\+
37 0+004e <L1\+0x45> addd 2,SP\+
38 0+0050 <L1\+0x47> addd 8,SP\+
47 0+0062 <L1\+0x59> std \[D,SP\]
63 0+0084 <L1\+0x7b> movb #0x17, 1,\-SP
74 0+00a1 <L1\+0x98> movw B,SP, D,PC
75 0+00a5 <L1\+0x9c> movw B,SP, 0x0+0+ <start>
[all …]
Dopers12-dwarf2.d39 19: aa f0 80 oraa 0x80,SP
41 1c: ea f1 80 orab 0xff80,SP
55 35: e6 f3 7f ff ldab \[0x7fff,SP\]
73 4c: e3 b0 addd 1,SP\+
75 4e: e3 b1 addd 2,SP\+
77 50: e3 b7 addd 8,SP\+
95 62: 6c f7 std \[D,SP\]
120 84: 18 08 af 17 movb #0x17, 1,\-SP
136 a1: 18 02 f5 fe movw B,SP, D,PC
138 a5: 18 05 f5 00 movw B,SP, 0x0 <start>
[all …]
Dinsns9s12x.d22 0x00000029 bitx \[0x3456,SP\]
23 0x0000002e bity \[D,SP\]
33 0x0000004e cpex 0x2,SP
34 0x00000051 cpey 2,SP\+
52 0x0000008f incw \[0x100,SP\]
Dindexed12.d30 a: ea 88 orab 0x8,SP
32 c: a4 8f anda 0xf,SP
34 e: a8 91 eora 0xfff1,SP
36 10: e8 90 eorb 0xfff0,SP
39 12: e4 f0 10 andb 0x10,SP
81 4b: ea 88 orab 0x8,SP
83 4d: a4 8f anda 0xf,SP
85 4f: a8 91 eora 0xfff1,SP
87 51: e8 90 eorb 0xfff0,SP
90 53: e4 f0 10 andb 0x10,SP
[all …]
Dinsns12.d22 0+12 <call_test\+0x12> call 0x7,SP, 0xd
30 0+1b <call_test\+0x1b> call 0x7,SP, 0x0
35 0+20 <call_test\+0x20> ldab \[0x7fff,SP\]
36 0+24 <call_test\+0x24> call \[0x800,SP\]
/toolchain/binutils/binutils-2.25/opcodes/
Dm10300-opc.c142 #define SP (IMM32_HIGH24_LOWSHIFT16+1) macro
146 #define PSW (SP+1)
454 { "mov", 0x3c, 0xfc, 0, FMT_S0, 0, {SP, AN0}},
455 { "mov", 0xf2f0, 0xfff3, 0, FMT_D0, 0, {AM1, SP}},
461 { "mov", 0x5800, 0xfcff, 0, FMT_S1, 0, {MEM(SP), DN0}},
464 { "mov", 0x5c00, 0xfcff, 0, FMT_S1, 0, {MEM(SP), AN0}},
467 { "mov", 0x4200, 0xf3ff, 0, FMT_S1, 0, {DM1, MEM(SP)}},
470 { "mov", 0x4300, 0xf3ff, 0, FMT_S1, 0, {AM1, MEM(SP)}},
472 { "mov", 0x5c00, 0xfc00, 0, FMT_S1, 0, {MEM2(IMM8, SP), AN0}},
475 { "mov", 0x5800, 0xfc00, 0, FMT_S1, 0, {MEM2(IMM8, SP), DN0}},
[all …]
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-m68hc11/
Dmovw.d11 00008008 <_start\+0x8> movw 0x22,SP, 0x5432,Y
12 0000800f <_start\+0xf> movw 0x5432,X, 0x12,SP
14 0000801e <_start\+0x1e> movw 0x5,SP, 0x1234,Y
Dfar-hc12.d39 0+c049 <__far_trampoline> movb 0x0,SP, 0x2,SP
40 0+c04d <__far_trampoline\+0x4> leas 0x2,SP
/toolchain/binutils/binutils-2.25/gas/config/
Drl78-parse.y152 %token FLAG SP CY
264 | addsubw SP ',' '#' EXPR
700 | MOV opt_es '[' SP '+' EXPR ']' ',' '#' EXPR {NOT_ES}
703 | MOV opt_es '[' SP ']' ',' '#' EXPR {NOT_ES}
706 | MOV A ',' opt_es '[' SP '+' EXPR ']' {NOT_ES}
709 | MOV A ',' opt_es '[' SP ']' {NOT_ES}
712 | MOV opt_es '[' SP '+' EXPR ']' ',' A {NOT_ES}
715 | MOV opt_es '[' SP ']' ',' A {NOT_ES}
856 | MOVW AX ',' opt_es '[' SP '+' EXPR ']' {NOT_ES}
859 | MOVW AX ',' opt_es '[' SP ']' {NOT_ES}
[all …]

1234567