Home
last modified time | relevance | path

Searched refs:destination (Results 1 – 25 of 117) sorted by relevance

12345

/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mips/
Djalr.l3 .*:2: Error: a destination register must be supplied.*
4 .*:3: Error: source and destination must be different.*
6 .*:11: Error: a destination register must be supplied.*
7 .*:12: Error: source and destination must be different.*
/toolchain/binutils/binutils-2.25/binutils/
Drename.c91 set_times (const char *destination, const struct stat *statbuf) in set_times() argument
101 result = utime (destination, &tb); in set_times()
108 result = utime (destination, tb); in set_times()
116 result = utimes (destination, tv); in set_times()
122 non_fatal (_("%s: cannot set time: %s"), destination, strerror (errno)); in set_times()
/toolchain/binutils/binutils-2.25/gold/
Dint_encoding.h101 void insert_into_vector(std::vector<unsigned char>* destination, in insert_into_vector() argument
109 destination->insert(destination->end(), buffer, buffer + valsize / 8); in insert_into_vector()
Darm.cc835 Arm_address source, Arm_address destination, in make_cortex_a8_stub() argument
841 source, destination, original_insn); in make_cortex_a8_stub()
1864 Arm_address destination) in Cortex_a8_reloc() argument
1865 : reloc_stub_(reloc_stub), r_type_(r_type), destination_(destination) in Cortex_a8_reloc()
1887 destination() const in destination() function in __anon5653a9be0111::Cortex_a8_reloc
4540 Arm_address destination, in stub_type_for_reloc() argument
4579 destination = Bits<32>::bit_select32(destination, location, 0x2); in stub_type_for_reloc()
4580 branch_offset = static_cast<int64_t>(destination) - location; in stub_type_for_reloc()
4662 branch_offset = static_cast<int64_t>(destination) - location; in stub_type_for_reloc()
11710 Arm_address destination; in scan_reloc_for_stub() local
[all …]
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
Dldr-bad.l2 [^:]*:5: Warning: destination register same as write-back base
5 [^:]*:15: Warning: destination register same as write-back base
Dthumb2_mul-bad.s11 # Cannot use 16-bit encoding because source does not match destination.
Dthumb2_mul.s19 # destination do not match.
Dsp-pc-usage-t.s9 @ R13 as the source or destination register of a mov instruction.
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-mips-elf/
Djaloverflow.d9 # destination address are taken from the source address. So overflow
10 # occurs if the source and destination address do not have the same
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-aarch64/
Dfarcall-section.s2 # if the destination is of type STT_SECTION (eg non-global symbol)
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/epiphany/
Dbadpostmod.s4 ldrd r0,[r1],r2 ; tricky because r1 is implied as destination
/toolchain/binutils/binutils-2.25/cpu/
Dm32c.cpu231 (dnf f-src32-an-unprefixed "destination An for m32c" (MACH32 m32c-isa) 11 1)
232 (dnf f-src32-an-prefixed "destination An for m32c" (MACH32 m32c-isa) 19 1)
298 (dnf f-dst32-rn-ext-unprefixed "destination Rn for m32c" (MACH32 m32c-isa) 9 1)
300 (dnf f-dst16-rn "destination Rn for m16c" (MACH16 m16c-isa) 14 2)
301 (dnf f-dst16-rn-ext "destination Rn for m16c" (MACH16 m16c-isa) 14 1)
302 (dnf f-dst16-rn-QI-s "destination Rn for m16c" (MACH16 m16c-isa) 5 1)
304 (dnf f-dst16-an "destination An for m16c" (MACH16 m16c-isa) 15 1)
305 (dnf f-dst16-an-s "destination An for m16c" (MACH16 m16c-isa) 4 1)
307 (dnf f-dst32-an-unprefixed "destination An for m32c" (MACH32 m32c-isa) 9 1)
308 (dnf f-dst32-an-prefixed "destination An for m32c" (MACH32 m32c-isa) 17 1)
[all …]
Dor1korfpx.cpu61 (dnop rDSF "destination register (single floating point mode)" () h-fsr f-r1)
65 (dnop rDDF "destination register (double floating point mode)" ((MACH ORFPX64-MACHS)) h-fdr f-r1)
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-arm/
Dfarcall-section.s2 @ if the destination is of type STT_SECTION (eg non-global symbol)
Dcortex-a8-fix-bl-rel.s35 @ If calling an ARM destination, we *don't* want to create a
Dcortex-a8-fix-b-rel.s35 @ If branching to an ARM destination, we *don't* want to create a
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/bfin/
Dexpected_errors.l79 .*:100: Error: Dreg expected in destination operand. Input text was ].
89 .*:111: Error: Dreg expected for destination operand. Input text was \).
92 .*:115: Error: Dreg expected for destination operand. Input text was \).
/toolchain/binutils/binutils-2.25/libiberty/
Dregex.c344 (destination = (char *) alloca (nsize), \
345 memcpy (destination, source, osize))
652 # define STORE_NUMBER(destination, number) \ argument
654 *(destination) = (UCHAR_T)(number); \
657 # define STORE_NUMBER(destination, number) \ argument
659 (destination)[0] = (number) & 0377; \
660 (destination)[1] = (number) >> 8; \
669 # define STORE_NUMBER_AND_INCR(destination, number) \ argument
671 STORE_NUMBER (destination, number); \
672 (destination) += OFFSET_ADDRESS_SIZE; \
[all …]
/toolchain/binutils/binutils-2.25/gas/doc/
Dc-m32r.texi306 encountered a parallel instruction in which the destination register of
309 @samp{mv r1, r2 || neg r3, r1} register r1 is the destination of the
315 encountered a parallel instruction in which the destination register of
318 @samp{mv r1, r2 || neg r2, r3} register r2 is the destination of the
346 @item Instructions write to the same destination register.
Dc-vax.texi277 foo: brw @var{destination} ;
284 foo: jmp @var{destination} ;
299 foo: brw @var{destination} ;
306 foo: jmp @var{destination} ;
Dc-z8k.texi249 rd @r{16 bit destination register}
251 rbd @r{8 bit destination register}
253 rrd @r{32 bit destination register}
255 rqd @r{64 bit destination register}
Dc-i386.texi411 @cindex i386 source, destination operands
412 @cindex source, destination operands; i386
413 @cindex x86-64 source, destination operands
414 @cindex source, destination operands; x86-64
416 AT&T and Intel syntax use the opposite order for source and destination
499 fill in the missing suffix based on the destination register operand
1059 and destination registers in certain cases. Unfortunately, gcc and
1072 operands where the source register is @samp{%st} and the destination
/toolchain/binutils/binutils-2.25/bfd/
Delf32-avr.c3129 bfd_vma destination; in elf32_avr_size_stubs() local
3147 destination = 0; in elf32_avr_size_stubs()
3164 destination = (sym_value + irela->r_addend in elf32_avr_size_stubs()
3188 destination = (sym_value + irela->r_addend in elf32_avr_size_stubs()
3216 (destination - htab->vector_base)) in elf32_avr_size_stubs()
3242 hsh->target_value = destination; in elf32_avr_size_stubs()
3255 hsh->target_value = destination; in elf32_avr_size_stubs()
3259 " hash table.\n", (unsigned int) destination); in elf32_avr_size_stubs()
Delf32-metag.c3578 bfd_vma destination, in metag_type_of_stub() argument
3595 branch_offset = destination - location; in metag_type_of_stub()
4060 bfd_vma destination; in elf_metag_size_stubs() local
4086 destination = 0; in elf_metag_size_stubs()
4103 destination = (sym_value + irela->r_addend in elf_metag_size_stubs()
4136 destination = (sym_value + irela->r_addend in elf_metag_size_stubs()
4163 destination, info); in elf_metag_size_stubs()
/toolchain/binutils/binutils-2.25/bfd/doc/
Dbfdsumm.texi70 only lost from the files whose format differs from the destination.
78 destination format. A brief description of the canonical form may help

12345