Home
last modified time | relevance | path

Searched refs:enabled (Results 1 – 25 of 123) sorted by relevance

12345

/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mips/
Dase-errors-2.s6 absq_s.qb $3,$4 # ERROR: dspr2 not enabled
10 absq_s.qb $3,$4 # ERROR: dspr2 not enabled
12 lbux $4,$5($6) # ERROR: dsp not enabled
13 ldx $4,$5($6) # ERROR: dsp not enabled
14 absq_s.qb $3,$4 # ERROR: dspr2 not enabled
26 lbux $4,$5($6) # ERROR: dsp not enabled
27 ldx $4,$5($6) # ERROR: dsp not enabled
28 absq_s.qb $3,$4 # ERROR: dspr2 not enabled
36 aclr 4,100($4) # ERROR: mcu not enabled
44 add.ob $f4,$f6,$f8 # ERROR: mdmx not enabled
[all …]
Dase-errors-1.s7 absq_s.qb $3,$4 # ERROR: dspr2 not enabled
12 absq_s.qb $3,$4 # ERROR: dspr2 not enabled
14 lbux $4,$5($6) # ERROR: dsp not enabled
15 ldx $4,$5($6) # ERROR: dsp not enabled
16 absq_s.qb $3,$4 # ERROR: dspr2 not enabled
30 lbux $4,$5($6) # ERROR: dsp not enabled
31 ldx $4,$5($6) # ERROR: dsp not enabled
32 absq_s.qb $3,$4 # ERROR: dspr2 not enabled
42 aclr 4,100($4) # ERROR: mcu not enabled
51 add.ob $f4,$f6,$f8 # ERROR: mdmx not enabled
[all …]
/toolchain/binutils/binutils-2.25/gas/doc/
Dc-lm32.texi30 @cindex @code{-mmultiply-enabled} command line option, LM32
31 @item -mmultiply-enabled
34 @cindex @code{-mdivide-enabled} command line option, LM32
35 @item -mdivide-enabled
38 @cindex @code{-mbarrel-shift-enabled} command line option, LM32
39 @item -mbarrel-shift-enabled
42 @cindex @code{-msign-extend-enabled} command line option, LM32
43 @item -msign-extend-enabled
46 @cindex @code{-muser-enabled} command line option, LM32
47 @item -muser-enabled
[all …]
Dc-aarch64.texi72 extension, then then those extensions are automatically enabled.
89 @option{-mcpu}, extensions are not always enabled by default,
95 is enabled by default.
109 automatically enabled.
118 automatically cause those extensions to be enabled. Similarly,
Dc-m32r.texi91 This option disables a previously enabled @emph{-parallel} option.
97 re-enabled the @emph{-bitinst} switch can be used to restore it.
110 enabled by default, but @code{@value{GCC}} disables it when it invokes
164 Disables a previously enabled @emph{-warn-unmatched-high} option.
305 conflicts have been enabled. It indicates that the assembler has
314 conflicts have been enabled. It indicates that the assembler has
Dc-sparc.texi95 as well as the instructions enabled by @samp{-Av8plusa} and @samp{-Av9a}.
98 as well as the instructions enabled by @samp{-Av8plusb} and @samp{-Av9b}.
102 instructions enabled by @samp{-Av8plusc} and @samp{-Av9c}.
105 instructions, as well as the instructions enabled by @samp{-Av8plusd}
110 enabled by @samp{-Av8pluse} and @samp{-Av9e}.
114 enabled by @samp{-Av8plusv} and @samp{-Av9v}.
126 fused multiply-add instructions enabled.
129 multiply-add instructions enabled.
132 HPC , and floating point fused multiply-add instructions enabled.
135 and floating point unfused multiply-add instructions enabled.
Dc-xtensa.texi65 Instruction Alignment}. This optimization is enabled by default. Note
276 This optimization is enabled by default. You can disable it with the
362 Branch relaxation is enabled by default. It can be disabled by using
409 enabled using the @samp{--longcalls} command-line option or the
488 Jump relaxation is enabled by default because it does not affect code size
713 Transformations are enabled by default unless the @samp{--no-transform}
756 sections, even when @samp{--text-@-section-@-literals} is enabled.}
Dc-msp430.texi50 that might change the interrupts enabled/disabled state. The
61 that might change the interrupts enabled/disabled state. This is the
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
Dld-sp-warn-v7e-m.l2 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
3 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
Dld-sp-warn-v7m.l2 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
3 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
Dld-sp-warn-cortex-m4.l2 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
3 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
Dld-sp-warn-v7.l2 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
3 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
Dld-sp-warn-cortex-m3.l2 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
3 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
Dld-sp-warn.l2 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
3 …ning: This instruction may be unpredictable if executed on M-profile cores with interrupts enabled.
/toolchain/binutils/binutils-2.25/cpu/
Dor1kcommon.cpu241 (SYS SR TEE 1 1 "tick timer exception enabled bit")
242 (SYS SR IEE 2 2 "interrupt exception enabled bit")
243 (SYS SR DCE 3 3 "data cache enabled bit")
244 (SYS SR ICE 4 4 "insn cache enabled bit")
245 (SYS SR DME 5 5 "data MMU enabled bit")
246 (SYS SR IME 6 6 "insn MMU enabled bit")
247 (SYS SR LEE 7 7 "little endian enabled bit")
252 (SYS SR OVE 12 12 "overflow exception enabled bit")
258 (SYS FPCSR FPEE 0 0 "floating point exceptions enabled bit")
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-mips-elf/
Dmode-change-error-1.d5 #error: .*: Unsupported jump between ISA modes; consider recompiling with interlinking enabled.
/toolchain/binutils/binutils-2.25/config/
Dmh-ppc-aix4 # penalty and is not required with section anchors enabled by default so we
Dnls.m425 dnl Default is enabled NLS
Dno-executables.m415 # configuration. The introduction of AC_EXEEXT, enabled either by
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/
Dbundle-bad.s3 # Using .bundle_lock without the mode enabled.
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-pe/
Dlongsecn-2.d1 #name: PE-COFF Long section names (enabled)
Dlongsecn-5.d1 #name: PE-COFF Long section names in objects (enabled)
/toolchain/binutils/binutils-2.25/
DREADME-maintainer-mode19 Note - "make distclean" does not work with maintainer mode enabled.
/toolchain/binutils/binutils-2.25/binutils/
Ddwarf.h178 int *enabled; member
/toolchain/binutils/binutils-2.25/ld/
DNEWS62 * --copy-dt-needed-entries is no longer enabled by default. Instead
124 new '--enable-long-section-names' command-line option. It is also enabled
379 enabled by --emit-relocs. Some post-linkage optimization tools need
395 * Added garbage collection of unused sections, enabled by --gc-sections.
517 tested; please report any problems encountered. The linker is now enabled for

12345