Home
last modified time | relevance | path

Searched refs:fixed (Results 1 – 25 of 157) sorted by relevance

1234567

/toolchain/binutils/binutils-2.25/gas/testsuite/gas/lns/
Dlns-common-1-alt.d13 \[0x.*\] Advance PC by fixed size amount .* to .*
17 \[0x.*\] Advance PC by fixed size amount .* to .*
22 \[0x.*\] Advance PC by fixed size amount .* to .*
27 \[0x.*\] Advance PC by fixed size amount .* to .*
31 \[0x.*\] Advance PC by fixed size amount .* to .*
35 \[0x.*\] Advance PC by fixed size amount .* to .*
39 \[0x.*\] Advance PC by fixed size amount .* to .*
41 \[0x.*\] Advance PC by fixed size amount .* to .*
Dlns-big-delta.d10 \[0x.*\] Advance PC by fixed size amount 0 to 0x0
15 \[0x.*\] Advance PC by fixed size amount . to 0x.*
/toolchain/binutils/binutils-2.25/opcodes/
Ds390-opc.txt288 b396 cxfbr RRE_FER "convert from fixed 32 to extended bfp" g5 esa,zarch
289 b395 cdfbr RRE_FR "convert from fixed 32 to long bfp" g5 esa,zarch
290 b394 cefbr RRE_FR "convert from fixed 32 to short bfp" g5 esa,zarch
291 b39a cfxbr RRF_U0RFE "convert to fixed extended bfp to 32" g5 esa,zarch
292 b399 cfdbr RRF_U0RF "convert to fixed long bfp to 32" g5 esa,zarch
293 b398 cfebr RRF_U0RF "convert to fixed short bfp to 32" g5 esa,zarch
478 b3a4 cegbr RRE_FR "convert from fixed 64 to short bfp" z900 zarch
479 b3a5 cdgbr RRE_FR "convert from fixed 64 to long bfp" z900 zarch
480 b3a6 cxgbr RRE_FER "convert from fixed 64 to extended bfp" z900 zarch
481 b3a8 cgebr RRF_U0RF "convert to fixed short bfd to 64" z900 zarch
[all …]
Dtic6x-dis.c55 #define INSNU(name, func_unit, format, type, isa, flags, fixed, ops, var) \ argument
63 fixed, \
67 #define INSNUE(name, e, func_unit, format, type, isa, flags, fixed, ops, var) \ argument
75 fixed, \
79 #define INSN(name, func_unit, format, type, isa, flags, fixed, ops, var) \ argument
87 fixed, \
91 #define INSNE(name, e, func_unit, format, type, isa, flags, fixed, ops, var) \ argument
99 fixed, \
/toolchain/binutils/binutils-2.25/include/opcode/
Dtic6x.h663 #define INSN(name, func_unit, format, type, isa, flags, fixed, ops, var) \ argument
665 #define INSNE(name, e, func_unit, format, type, isa, flags, fixed, ops, var) \ argument
667 #define INSNU(name, func_unit, format, type, isa, flags, fixed, ops, var) \ argument
669 #define INSNUE(name, e, func_unit, format, type, isa, flags, fixed, ops, var) \ argument
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mmix/
Dbuiltin3.d1 # as: -fixed-special-register-names
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
Dreloc-bad.l2 [^:]*:5: Error: internal_relocation \(type: OFFSET_IMM\) not fixed up
Dvcvt-bad.d1 #name: Invalid Immediate field for VCVT (between floating-point and fixed-point, VFP)
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mips/
Dmicromips-warn-branch-delay.s1 # Source file used to test microMIPS fixed-size branch delay slots.
Dmicromips-warn-branch-delay-1.s1 # Source code used to test correct macro expansion in microMIPS fixed-size
Dmicromips-warn-branch-delay.d2 #name: microMIPS fixed-size branch delay slots
Dmicromips-warn-branch-delay-1.d2 #name: microMIPS fixed-size branch delay slots 1
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-elf/
Dorphan4.ld4 fixed was that a new .foo output section would be created at
/toolchain/binutils/binutils-2.25/binutils/testsuite/binutils-all/
Dcopy-3.d7 # The .text # section in PE/COFF has a fixed set of flags and these
Dcopy-2.d9 # section has a fixed set of flags and these cannot be changed.
/toolchain/binutils/binutils-2.25/libiberty/config/
Dmh-aix7 # uses modf), we add copysign here. Supposedly, this problem is fixed in AIX
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/cris/
Dregreg.s5 ; are not included here in order to cover fixed-size instructions
/toolchain/binutils/binutils-2.25/ld/scripttempl/
Dmmo.sc136 /* Note that this section always has a fixed VMA - that of its
147 It can probably be fixed with some amount of work. */
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/msp430/
Dopcode.s56 ;; was fixed by a patch to msp430-dis.c on Jan 2, 2004
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-m68hc11/
Dadj-brset.s9 ;;; branch must be fixed and reduced by 1. We check for different
/toolchain/binutils/binutils-2.25/binutils/testsuite/binutils-all/windres/
DREADME21 and it should be removed when the bug is fixed.
/toolchain/binutils/binutils-2.25/gas/
DCONTRIBUTORS62 opcodes always produced fixed-size instructions (e.g. jsr), while
63 synthetic instructions remained shrinkable (jbsr). John fixed many
/toolchain/binutils/binutils-2.25/cpu/
Dsimplify.inc31 "Define a normal enum, fixed number of arguments."
109 ; they both take a fixed number of positional arguments, and dsh is a proper
/toolchain/binutils/binutils-2.25/bfd/
DREADME49 fixed until somebody volunteers to fix them.
/toolchain/binutils/binutils-2.25/ld/emultempl/
Dspuelf.em130 mapped. So cheat, and put the section in a fixed place, ignoring any
635 { "fixed-space", required_argument, NULL, OPTION_SPU_FIXED_SPACE },
659 --fixed-space=bytes Local store for non-overlay code and data.\n\
787 einfo (_("%P%F: invalid --fixed-space value `%s'\''\n"), optarg);

1234567