| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/sparc/ |
| D | v8-movwr-imm.s | 7 wr %l0,%psr
12 wr %g0,%psr
17 wr 0,%psr
22 wr -1,%psr
28 mov %l0,%psr
33 mov %g0,%psr
38 mov 0,%psr
43 mov -1,%psr
|
| D | v8-movwr-imm.d | 12 8: 81 88 00 10 wr %l0, %psr
17 1c: 81 88 00 00 wr %g0, %psr
22 30: 81 88 20 00 wr %g0, %psr
27 44: 81 88 3f ff wr -1, %psr
32 58: 81 88 00 10 wr %l0, %psr
37 6c: 81 88 00 00 wr %g0, %psr
42 80: 81 88 20 00 wr %g0, %psr
47 94: 81 88 3f ff wr -1, %psr
|
| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/ia64/ |
| D | dv-raw-err.s | 245 mov psr.l = r3 // other
441 mov psr.l = r0
449 mov psr.l = r0
455 mov psr.l = r0
462 mov r1 = psr
473 mov r1 = psr
479 mov r1 = psr
495 mov psr.l = r0
502 mov r1 = psr
507 mov r1 = psr
[all …]
|
| D | dv-waw-err.s | 409 mov psr.l = r0
410 mov psr.l = r1
458 mov r10 = psr
464 mov psr.um = r10
475 mov r10 = psr
481 mov psr.um = r10
522 mov psr.um = r0
|
| D | reloc-bad.s | 1 .psr abi64
|
| D | regs.s | 983 { .mfb; mov r1 = psr ;; }
985 { .mfb; mov r1 = psr.um ;; }
|
| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/cr16/ |
| D | lpsp_test.s | 7 lpr r1,psr
25 lprd (r1,r0),psr
37 spr psr,r0
55 sprd psr,(r1,r0)
|
| D | lpsp_test.d | 10 0: 14 00 91 00 lpr r1,psr
25 3c: 14 00 90 10 lprd \(r1,r0\),psr
34 60: 14 00 90 20 spr psr,r0
49 9c: 14 00 90 30 sprd psr,\(r1,r0\)
|
| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/i860/ |
| D | system.s | 17 ld.c %psr,%r5
18 ld.c %psr,%r30
30 st.c %r7,%psr
31 st.c %r31,%psr
|
| D | system.d | 19 24: 00 00 25 30 ld.c %psr,%r5
20 28: 00 00 3e 30 ld.c %psr,%r30
31 54: 00 38 20 38 st.c %r7,%psr
32 58: 00 f8 20 38 st.c %r31,%psr
|
| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/m68k/ |
| D | pmove.s | 2 pmove %psr,%a0@
3 pmove %a1@,%psr
|
| D | pmove.d | 12 [ 0-9a-f]+: f010 6200 pmove %psr,%a0@
13 [ 0-9a-f]+: f011 6000 pmove %a1@,%psr
|
| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/ |
| D | arch7.s | 55 mrs r0, psr
|
| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/mcore/ |
| D | allinsn.d | 240 9e: 1002 mfcr r2, psr
255 a8: 180a mtcr r10, psr
|
| /toolchain/binutils/binutils-2.25/include/opcode/ |
| D | crx.h | 44 psr, enumerator
|
| D | cr16.h | 56 cfg, psr, intbasel, intbaseh, enumerator
|
| D | m88k.h | 196 psr; member
|
| /toolchain/binutils/binutils-2.25/gas/testsuite/gas/frv/ |
| D | fr450-spr.s | 1 movgs gr4, psr ; 0x000 00000
|
| D | fr450-spr.d | 9 .*: 80 0c 01 84 movgs gr4,psr
|
| D | allinsn.d | 790 410: 80 0c 01 81 movgs sp,psr
793 414: 80 0c 01 c1 movsg psr,sp
|
| D | allinsn.s | 1048 movgs sp,psr
1052 movsg psr,sp
|
| /toolchain/binutils/binutils-2.25/opcodes/ |
| D | cr16-opc.c | 517 REG(psr, 0x9, CR16_P_REGTYPE),
534 REG(psr, 9, CR16_P_REGTYPE),
|
| D | crx-opc.c | 625 REG_CFG(psr, 0x12),
|
| /toolchain/binutils/binutils-2.25/gas/doc/ |
| D | c-ia64.texi | 166 processor status register. For example, @samp{psr.ic} corresponds to
|
| D | c-sparc.texi | 392 The V8 processor state register is referred to as @samp{%psr}.
|