Searched refs:FMINNAN (Results 1 – 12 of 12) sorted by relevance
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 526 FMINNAN, FMAXNAN, enumerator
|
| D | SelectionDAG.h | 1102 case ISD::FMINNAN:
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 155 case ISD::FMINNAN: return "fminnan"; in getOperationName()
|
| D | LegalizeVectorOps.cpp | 304 case ISD::FMINNAN: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 112 case ISD::FMINNAN: in ScalarizeVectorResult()
672 case ISD::FMINNAN: in SplitVectorResult()
2036 case ISD::FMINNAN: in WidenVectorResult()
|
| D | SelectionDAGBuilder.cpp | 2480 case SPNB_RETURNS_NAN: Opc = ISD::FMINNAN; break; in visitSelect()
2485 else if (TLI.isOperationLegalOrCustom(ISD::FMINNAN, VT)) in visitSelect()
2486 Opc = ISD::FMINNAN; in visitSelect()
2489 ISD::FMINNUM : ISD::FMINNAN; in visitSelect()
|
| D | LegalizeFloatTypes.cpp | 1872 case ISD::FMINNAN: in PromoteFloatResult()
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 144 setOperationAction(ISD::FMINNAN, T, Legal); in WebAssemblyTargetLowering()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 790 setOperationAction(ISD::FMINNAN, VT, Expand); in initActions()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 426 def fminnan : SDNode<"ISD::FMINNAN" , SDTFPBinOp>;
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 307 setOperationAction(ISD::FMINNAN, MVT::f16, Promote); in AArch64TargetLowering()
399 setOperationAction(ISD::FMINNAN, Ty, Legal); in AArch64TargetLowering()
702 for (unsigned Opcode : {ISD::FMINNAN, ISD::FMAXNAN, in addTypeForNEON()
8405 return DAG.getNode(ISD::FMINNAN, SDLoc(N), N->getValueType(0), in performIntrinsicCombine()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 1001 setOperationAction(ISD::FMINNAN, MVT::f32, Legal); in ARMTargetLowering()
1003 setOperationAction(ISD::FMINNAN, MVT::v2f32, Legal); in ARMTargetLowering()
1005 setOperationAction(ISD::FMINNAN, MVT::v4f32, Legal); in ARMTargetLowering()
2856 ? ISD::FMINNAN : ISD::FMAXNAN; in LowerINTRINSIC_WO_CHAIN()
|