Home
last modified time | relevance | path

Searched refs:FPToFloat (Results 1 – 5 of 5) sorted by relevance

/external/vixl/src/vixl/a64/
Dlogic-a64.cc169 float Simulator::FPToFloat(float16 value) { in FPToFloat() function in vixl::Simulator
332 float Simulator::FPToFloat(double value, FPRounding round_mode) { in FPToFloat() function in vixl::Simulator
4435 dst.SetFloat(i, FPToFloat(src.Float<float16>(i))); in fcvtl()
4453 dst.SetFloat(i, FPToFloat(src.Float<float16>(i + lane_count))); in fcvtl2()
4475 dst.SetFloat(i, FPToFloat(src.Float<double>(i), FPTieEven)); in fcvtn()
4493 dst.SetFloat(i + lane_count, FPToFloat(src.Float<double>(i), FPTieEven)); in fcvtn2()
4506 dst.SetFloat(i, FPToFloat(src.Float<double>(i), FPRoundOdd)); in fcvtxn()
4518 dst.SetFloat(i + lane_count, FPToFloat(src.Float<double>(i), FPRoundOdd)); in fcvtxn2()
Dsimulator-a64.h2415 float FPToFloat(double value, FPRounding round_mode);
2416 float FPToFloat(float16 value);
Dsimulator-a64.cc2179 case FCVT_sd: set_sreg(fd, FPToFloat(dreg(fn), FPTieEven)); return; in VisitFPDataProcessing1Source()
2181 case FCVT_sh: set_sreg(fd, FPToFloat(hreg(fn))); return; in VisitFPDataProcessing1Source()
2182 case FCVT_dh: set_dreg(fd, FPToDouble(FPToFloat(hreg(fn)))); return; in VisitFPDataProcessing1Source()
/external/v8/src/arm64/
Dsimulator-arm64.h716 float FPToFloat(double value, FPRounding round_mode);
Dsimulator-arm64.cc2480 case FCVT_sd: set_sreg(fd, FPToFloat(dreg(fn), FPTieEven)); break; in VisitFPDataProcessing1Source()
2826 float Simulator::FPToFloat(double value, FPRounding round_mode) { in FPToFloat() function in v8::internal::Simulator