Searched refs:G8RC (Results 1 – 5 of 5) sorted by relevance
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCRegisterInfo.cpp | 354 const TargetRegisterClass *G8RC = &PPC::G8RCRegClass; in lowerDynamicAlloc() local
356 unsigned Reg = MF.getRegInfo().createVirtualRegister(LP64 ? G8RC : GPRC); in lowerDynamicAlloc()
380 NegSizeReg = MF.getRegInfo().createVirtualRegister(G8RC); in lowerDynamicAlloc()
388 NegSizeReg = MF.getRegInfo().createVirtualRegister(G8RC); in lowerDynamicAlloc()
474 const TargetRegisterClass *G8RC = &PPC::G8RCRegClass; in lowerCRSpilling() local
477 unsigned Reg = MF.getRegInfo().createVirtualRegister(LP64 ? G8RC : GPRC); in lowerCRSpilling()
489 Reg = MF.getRegInfo().createVirtualRegister(LP64 ? G8RC : GPRC); in lowerCRSpilling()
519 const TargetRegisterClass *G8RC = &PPC::G8RCRegClass; in lowerCRRestore() local
522 unsigned Reg = MF.getRegInfo().createVirtualRegister(LP64 ? G8RC : GPRC); in lowerCRRestore()
534 Reg = MF.getRegInfo().createVirtualRegister(LP64 ? G8RC : GPRC); in lowerCRRestore()
[all …]
|
| D | PPCRegisterInfo.td | 245 def G8RC : RegisterClass<"PPC", [i64], 64, (add (sequence "X%u", 2, 12),
250 let AltOrders = [(add (sub G8RC, X2), X2)];
270 def G8RC_NOX0 : RegisterClass<"PPC", [i64], 64, (add (sub G8RC, X0), ZERO8)> {
|
| D | PPCFrameLowering.cpp | 1528 const TargetRegisterClass *G8RC = &PPC::G8RCRegClass; in addScavengingSpillSlot() local
1529 const TargetRegisterClass *RC = Subtarget.isPPC64() ? G8RC : GPRC; in addScavengingSpillSlot()
|
| D | PPCInstrQPX.td | 626 (outs qfrc:$FRT), (ins G8RC:$src),
|
| D | PPCInstrInfo.td | 399 def g8rc : RegisterOperand<G8RC> {
|