Home
last modified time | relevance | path

Searched refs:GPR_64 (Results 1 – 5 of 5) sorted by relevance

/external/llvm/lib/Target/Mips/
DMipsCondMov.td209 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
211 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
213 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
215 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
217 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
219 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
221 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
223 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
225 INSN_MIPS4_32_NOT_32R6_64R6, GPR_64;
230 GPR_64;
[all …]
DMips64r6InstrInfo.td106 def SELEQZ64 : SELEQZ_ENC, SELEQZ64_DESC, ISA_MIPS32R6, GPR_64;
107 def SELNEZ64 : SELNEZ_ENC, SELNEZ64_DESC, ISA_MIPS32R6, GPR_64;
DMips64InstrInfo.td571 GPR_64;
574 GPR_64;
DMipsInstrInfo.td226 class GPR_64 { list<Predicate> GPRPredicates = [IsGP64bit]; }
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp3487 static const MCPhysReg GPR_64[] = { // 64-bit registers. in LowerFormalArguments_Darwin() local
3502 const MCPhysReg *GPR = isPPC64 ? GPR_64 : GPR_32; in LowerFormalArguments_Darwin()
5493 static const MCPhysReg GPR_64[] = { // 64-bit registers. in LowerCall_Darwin() local
5505 const MCPhysReg *GPR = isPPC64 ? GPR_64 : GPR_32; in LowerCall_Darwin()