Home
last modified time | relevance | path

Searched refs:ModelName (Results 1 – 6 of 6) sorted by relevance

/external/llvm/utils/TableGen/
DSubtargetEmitter.cpp611 << ProcModel.ModelName << "ProcResources" << "[] = {\n" in EmitProcessorResources()
674 "defined for processor " + ProcModel.ModelName + in FindWriteResources()
692 ProcModel.ModelName); in FindWriteResources()
728 "defined for processor " + ProcModel.ModelName + in FindReadAdvance()
746 ProcModel.ModelName); in FindReadAdvance()
899 DEBUG(dbgs() << ProcModel.ModelName in GenSchedClassTables()
1133 << PI->ModelName << "SchedClasses[] = {\n"; in EmitSchedClassTables()
1161 OS << "}; // " << PI->ModelName << "SchedClasses\n"; in EmitSchedClassTables()
1178 OS << "static const llvm::MCSchedModel " << PI->ModelName << " = {\n"; in EmitProcessorModels()
1196 OS << " " << PI->ModelName << "ProcResources" << ",\n" in EmitProcessorModels()
[all …]
DCodeGenSchedule.h177 std::string ModelName; member
202 Index(Idx), ModelName(Name), ModelDef(MDef), ItinsDef(IDef) {} in CodeGenProcModel()
DCodeGenSchedule.cpp430 "defined for processor " + ProcModel.ModelName + in expandRWSeqForProc()
559 dbgs() << "InstRW on " << ProcModel.ModelName << " for " << InstName; in collectSchedClasses()
574 << " on processor " << PI->ModelName << '\n'; in collectSchedClasses()
866 + " in ItinResources for " + PM.ModelName); in inferFromItinClass()
1101 PM.ModelName + in getIntersectingVariants()
1539 + " in ItinResources for " + PM.ModelName); in collectItinProcResources()
1697 "the ProcResources list for " + ModelName); in getProcResourceIdx()
1704 dbgs() << Index << ": " << ModelName << " " in dump()
/external/dng_sdk/source/
Ddng_negative.h863 const dng_string & ModelName () const in ModelName() function
Ddng_negative.cpp2069 printer.Put (ModelName ().Get (), in FindRawDataUniqueID()
2070 ModelName ().Length ()); in FindRawDataUniqueID()
Ddng_image_writer.cpp6401 negative.ModelName (), in WriteDNG()