| /external/v8/test/cctest/ |
| D | test-assembler-arm64.cc | 264 __ Orr(csp, xzr, Operand(0x1fff)); in TEST() local
268 __ Orr(wcsp, wzr, Operand(0xfffffff8L)); in TEST() local
272 __ Orr(csp, xzr, Operand(0xfffffff8L)); in TEST() local
528 __ Orr(x2, x0, Operand(x1)); in TEST() local
529 __ Orr(w3, w0, Operand(w1, LSL, 28)); in TEST() local
530 __ Orr(x4, x0, Operand(x1, LSL, 32)); in TEST() local
531 __ Orr(x5, x0, Operand(x1, LSR, 4)); in TEST() local
532 __ Orr(w6, w0, Operand(w1, ASR, 4)); in TEST() local
533 __ Orr(x7, x0, Operand(x1, ASR, 4)); in TEST() local
534 __ Orr(w8, w0, Operand(w1, ROR, 12)); in TEST() local
[all …]
|
| D | test-disasm-arm64.cc | 1676 COMPARE(Orr(w2, w3, 0), "mov w2, w3"); in TEST_()
1677 COMPARE(Orr(x2, x3, 0), "mov x2, x3"); in TEST_()
1690 COMPARE(Orr(w14, w15, 0xffffffff), "movn w14, #0x0"); in TEST_()
1691 COMPARE(Orr(x14, x15, 0xffffffff), "orr x14, x15, #0xffffffff"); in TEST_()
1692 COMPARE(Orr(x14, x15, 0xffffffffffffffff), "movn x14, #0x0"); in TEST_()
|
| /external/protobuf/ |
| D | CONTRIBUTORS.txt | 91 William Orr <will@worrbase.com>
|
| /external/vixl/test/ |
| D | test-assembler-a64.cc | 258 __ Orr(sp, xzr, 0x1fff); in TEST() local
262 __ Orr(wsp, wzr, 0xfffffff8); in TEST() local
266 __ Orr(sp, xzr, 0xfffffff8); in TEST() local
523 __ Orr(x2, x0, Operand(x1)); in TEST() local
524 __ Orr(w3, w0, Operand(w1, LSL, 28)); in TEST() local
525 __ Orr(x4, x0, Operand(x1, LSL, 32)); in TEST() local
526 __ Orr(x5, x0, Operand(x1, LSR, 4)); in TEST() local
527 __ Orr(w6, w0, Operand(w1, ASR, 4)); in TEST() local
528 __ Orr(x7, x0, Operand(x1, ASR, 4)); in TEST() local
529 __ Orr(w8, w0, Operand(w1, ROR, 12)); in TEST() local
[all …]
|
| D | test-disasm-a64.cc | 2716 COMPARE(Orr(w2, w3, 0), "mov w2, w3"); in TEST()
2717 COMPARE(Orr(x2, x3, 0), "mov x2, x3"); in TEST()
2730 COMPARE(Orr(w14, w15, 0xffffffff), "mov w14, #0xffffffff"); in TEST()
2731 COMPARE(Orr(x14, x15, 0xffffffff), "orr x14, x15, #0xffffffff"); in TEST()
2732 COMPARE(Orr(x14, x15, 0xffffffffffffffff), "mov x14, #0xffffffffffffffff"); in TEST()
3809 COMPARE(Orr(v6.V8B(), v7.V8B(), v8.V8B()), "orr v6.8b, v7.8b, v8.8b"); in TEST()
3810 COMPARE(Orr(v6.V16B(), v7.V16B(), v8.V16B()), "orr v6.16b, v7.16b, v8.16b"); in TEST()
3812 COMPARE(Orr(v6.V8B(), v7.V8B(), v7.V8B()), "mov v6.8b, v7.8b"); in TEST()
3813 COMPARE(Orr(v6.V16B(), v7.V16B(), v7.V16B()), "mov v6.16b, v7.16b"); in TEST()
4648 COMPARE(Orr(v4.V4H(), 0xaa, 0), "orr v4.4h, #0xaa, lsl #0"); in TEST()
[all …]
|
| /external/v8/src/regexp/arm64/ |
| D | regexp-macro-assembler-arm64.cc | 343 __ Orr(w10, w10, 0x20); // Convert capture character to lower-case. in CheckNotBackReferenceIgnoreCase() local
344 __ Orr(w11, w11, 0x20); // Also convert input character. in CheckNotBackReferenceIgnoreCase() local
805 __ Orr(twice_non_position_value(), string_start_minus_one().X(), in GetCode() local
|
| /external/v8/src/arm64/ |
| D | macro-assembler-arm64-inl.h | 89 void MacroAssembler::Orr(const Register& rd, in Orr() function
1373 Orr(tmp, value1, value2); in JumpIfBothSmi()
1413 Orr(tagged_obj, obj, kHeapObjectTag); in ObjectTag()
|
| D | codegen-arm64.cc | 626 __ Orr(temp1.W(), temp3.W(), Operand(temp1.W(), LSL, 20)); in EmitMathExp() local
|
| D | code-stubs-arm64.cc | 185 __ Orr(mantissa, mantissa, 1UL << HeapNumber::kMantissaBits); in Generate() local
369 __ Orr(scratch, left_type, right_type); in EmitStrictTwoHeapObjectCompare() local
3284 __ Orr(x12, lhs_type, rhs_type); in GenerateInternalizedStrings() local
3363 __ Orr(x12, lhs_type, rhs_type); in GenerateStrings() local
3383 __ Orr(x12, lhs_type, rhs_type); in GenerateStrings() local
5070 __ Orr(kind, kind, 1); in CreateArrayDispatchOneArgument() local
|
| D | macro-assembler-arm64.h | 168 inline void Orr(const Register& rd,
|
| D | macro-assembler-arm64.cc | 1398 Orr(fpcr, fpcr, DN_mask); in ConfigureFPCR()
|
| /external/v8/src/compiler/arm64/ |
| D | code-generator-arm64.cc | 776 __ Orr(i.OutputRegister(), i.InputOrZeroRegister64(0), in AssembleArchInstruction() local
780 __ Orr(i.OutputRegister32(), i.InputOrZeroRegister32(0), in AssembleArchInstruction() local
|
| /external/vixl/src/vixl/a64/ |
| D | macro-assembler-a64.h | 618 void Orr(const Register& rd,
2147 V(orr, Orr) \
2684 void Orr(const VRegister& vd,
|
| D | macro-assembler-a64.cc | 672 void MacroAssembler::Orr(const Register& rd, in Orr() function in vixl::MacroAssembler
|
| /external/v8/src/full-codegen/arm64/ |
| D | full-codegen-arm64.cc | 66 __ Orr(temp, reg1, reg2); in EmitJumpIfEitherNotSmi() local
1962 __ Orr(x10, left, right); in EmitInlineSmiBinaryOp() local
2032 __ Orr(result, left, right); in EmitInlineSmiBinaryOp() local
|
| /external/v8/src/crankshaft/arm64/ |
| D | lithium-codegen-arm64.cc | 1689 case Token::BIT_OR: __ Orr(result, left, right); break; in DoBitI() local
1705 case Token::BIT_OR: __ Orr(result, left, right); break; in DoBitS() local
|
| /external/selinux/policycoreutils/ |
| D | ChangeLog | 459 Martin Orr. This fixes the restorecon /dev/stdin performed by Debian
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | neon-instructions.txt | 44 # Vector And, Orr, Eor, Orn, Bic
|