| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeTypesGeneric.cpp | 42 EVT OutVT = N->getValueType(0); in ExpandRes_BITCAST() local
43 EVT NOutVT = TLI.getTypeToTransformTo(*DAG.getContext(), OutVT); in ExpandRes_BITCAST()
73 TLI.hasBigEndianPartOrdering(OutVT, DL)) in ExpandRes_BITCAST()
81 if (TLI.hasBigEndianPartOrdering(OutVT, DAG.getDataLayout())) in ExpandRes_BITCAST()
98 if (TLI.hasBigEndianPartOrdering(OutVT, DAG.getDataLayout())) in ExpandRes_BITCAST()
106 if (InVT.isVector() && OutVT.isInteger()) { in ExpandRes_BITCAST()
192 if (TLI.hasBigEndianPartOrdering(OutVT, DAG.getDataLayout())) in ExpandRes_BITCAST()
|
| D | LegalizeIntegerTypes.cpp | 248 EVT OutVT = N->getValueType(0); in PromoteIntRes_BITCAST() local
249 EVT NOutVT = TLI.getTypeToTransformTo(*DAG.getContext(), OutVT); in PromoteIntRes_BITCAST()
304 CreateStackStoreLoad(InOp, OutVT)); in PromoteIntRes_BITCAST()
362 EVT OutVT = TLI.getTypeToTransformTo(*DAG.getContext(), N->getValueType(0)); in PromoteIntRes_CONVERT_RNDSAT() local
363 return DAG.getConvertRndSat(OutVT, SDLoc(N), N->getOperand(0), in PromoteIntRes_CONVERT_RNDSAT()
3132 EVT OutVT = N->getValueType(0); in PromoteIntRes_EXTRACT_SUBVECTOR() local
3133 EVT NOutVT = TLI.getTypeToTransformTo(*DAG.getContext(), OutVT); in PromoteIntRes_EXTRACT_SUBVECTOR()
3135 unsigned OutNumElems = OutVT.getVectorNumElements(); in PromoteIntRes_EXTRACT_SUBVECTOR()
3169 EVT OutVT = V0.getValueType(); in PromoteIntRes_VECTOR_SHUFFLE() local
3171 return DAG.getVectorShuffle(OutVT, dl, V0, V1, NewMask); in PromoteIntRes_VECTOR_SHUFFLE()
[all …]
|
| D | LegalizeVectorTypes.cpp | 1511 EVT OutVT = EVT::getVectorVT(*DAG.getContext(), ResVT.getVectorElementType(), in SplitVecOp_UnaryOp() local
1514 Lo = DAG.getNode(N->getOpcode(), dl, OutVT, Lo); in SplitVecOp_UnaryOp()
1515 Hi = DAG.getNode(N->getOpcode(), dl, OutVT, Hi); in SplitVecOp_UnaryOp()
1889 EVT OutVT = N->getValueType(0); in SplitVecOp_TruncateHelper() local
1890 unsigned NumElements = OutVT.getVectorNumElements(); in SplitVecOp_TruncateHelper()
1891 bool IsFloat = OutVT.isFloatingPoint(); in SplitVecOp_TruncateHelper()
1898 unsigned OutElementSize = OutVT.getVectorElementType().getSizeInBits(); in SplitVecOp_TruncateHelper()
1927 ? DAG.getNode(ISD::FP_ROUND, DL, OutVT, InterVec, in SplitVecOp_TruncateHelper()
1930 : DAG.getNode(ISD::TRUNCATE, DL, OutVT, InterVec); in SplitVecOp_TruncateHelper()
1961 EVT OutVT = EVT::getVectorVT(*DAG.getContext(), ResVT.getVectorElementType(), in SplitVecOp_FP_ROUND() local
[all …]
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 3573 MVT OutVT = MVT::getVectorVT(MVT::getIntegerVT(P.Operand * 8), in getPermuteNode() local
3575 Op = DAG.getNode(SystemZISD::PACK, DL, OutVT, Op0, Op1); in getPermuteNode()
4242 EVT OutVT = Op.getValueType(); in lowerExtendVectorInreg() local
4244 unsigned ToBits = OutVT.getVectorElementType().getSizeInBits(); in lowerExtendVectorInreg()
4248 EVT OutVT = MVT::getVectorVT(MVT::getIntegerVT(FromBits), in lowerExtendVectorInreg() local
4250 PackedOp = DAG.getNode(UnpackHigh, SDLoc(PackedOp), OutVT, PackedOp); in lowerExtendVectorInreg()
4728 EVT OutVT = MVT::getVectorVT(MVT::getIntegerVT(ElemBytes * 16), in PerformDAGCombine() local
4734 SDValue Op = DAG.getNode(Opcode, SDLoc(N), OutVT, Op1); in PerformDAGCombine()
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrSSE.td | 4343 multiclass sse2_pack<bits<8> opc, string OpcodeStr, ValueType OutVT,
4353 (OutVT (OpNode (ArgVT VR128:$src1), VR128:$src2)))]>,
4362 (OutVT (OpNode VR128:$src1,
4367 multiclass sse2_pack_y<bits<8> opc, string OpcodeStr, ValueType OutVT,
4374 (OutVT (OpNode (ArgVT VR256:$src1), VR256:$src2)))]>,
4381 (OutVT (OpNode VR256:$src1,
4386 multiclass sse4_pack<bits<8> opc, string OpcodeStr, ValueType OutVT,
4396 (OutVT (OpNode (ArgVT VR128:$src1), VR128:$src2)))]>,
4405 (OutVT (OpNode VR128:$src1,
4410 multiclass sse4_pack_y<bits<8> opc, string OpcodeStr, ValueType OutVT,
[all …]
|
| D | X86ISelLowering.cpp | 17785 MVT OutVT = MVT::getVectorVT(EltVT, NumElems/2); in LowerVectorCTLZ_AVX512() local
17787 Lo = DAG.getNode(Op.getOpcode(), dl, OutVT, Lo); in LowerVectorCTLZ_AVX512()
17788 Hi = DAG.getNode(Op.getOpcode(), dl, OutVT, Hi); in LowerVectorCTLZ_AVX512()
26549 EVT OutVT = N->getValueType(0); in combineVectorTruncationWithPACKUS() local
26550 EVT OutSVT = OutVT.getVectorElementType(); in combineVectorTruncationWithPACKUS()
26588 if (OutVT == MVT::v8i8) { in combineVectorTruncationWithPACKUS()
26590 Regs[0] = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, OutVT, Regs[0], in combineVectorTruncationWithPACKUS()
26595 return DAG.getNode(ISD::CONCAT_VECTORS, DL, OutVT, Regs); in combineVectorTruncationWithPACKUS()
26605 EVT OutVT = N->getValueType(0); in combineVectorTruncationWithPACKSS() local
26621 return DAG.getNode(ISD::CONCAT_VECTORS, DL, OutVT, Regs); in combineVectorTruncationWithPACKSS()
[all …]
|
| D | X86InstrAVX512.td | 282 multiclass AVX512_maskable_3src_cast<bits<8> O, Format F, X86VectorVTInfo OutVT,
287 AVX512_maskable_common<O, F, OutVT, Outs,
|