Searched refs:SBase (Results 1 – 5 of 5) sorted by relevance
| /external/harfbuzz_ng/src/ |
| D | hb-ot-shape-complex-hangul.cc | 104 #define SBase 0xAC00u macro
111 #define isCombinedS(u) (hb_in_range ((u), SBase, SBase+SCount-1))
266 hb_codepoint_t s = SBase + (l - LBase) * NCount + (v - VBase) * TCount + tindex; in preprocess_text_hangul()
305 unsigned int lindex = (s - SBase) / NCount; in preprocess_text_hangul()
306 unsigned int nindex = (s - SBase) % NCount; in preprocess_text_hangul()
|
| /external/icu/android_icu4j/src/main/tests/android/icu/dev/test/normalizer/ |
| D | NormalizerBuilder.java | 232 first = (char)(SBase + SIndex - TIndex); in buildDecompositionTables()
239 value = SIndex + SBase; in buildDecompositionTables()
250 SBase = 0xAC00, LBase = 0x1100, VBase = 0x1161, TBase = 0x11A7, field in NormalizerBuilder
|
| /external/icu/icu4j/main/tests/core/src/com/ibm/icu/dev/test/normalizer/ |
| D | NormalizerBuilder.java | 231 first = (char)(SBase + SIndex - TIndex); in buildDecompositionTables()
238 value = SIndex + SBase; in buildDecompositionTables()
249 SBase = 0xAC00, LBase = 0x1100, VBase = 0x1161, TBase = 0x11A7, field in NormalizerBuilder
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelDAGToDAG.cpp | 117 bool SelectSMRD(SDValue Addr, SDValue &SBase, SDValue &Offset,
119 bool SelectSMRDImm(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
120 bool SelectSMRDImm32(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
121 bool SelectSMRDSgpr(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
1138 bool AMDGPUDAGToDAGISel::SelectSMRD(SDValue Addr, SDValue &SBase, in SelectSMRD() argument
1147 SBase = N0; in SelectSMRD()
1151 SBase = Addr; in SelectSMRD()
1157 bool AMDGPUDAGToDAGISel::SelectSMRDImm(SDValue Addr, SDValue &SBase, in SelectSMRDImm() argument
1160 return SelectSMRD(Addr, SBase, Offset, Imm) && Imm; in SelectSMRDImm()
1163 bool AMDGPUDAGToDAGISel::SelectSMRDImm32(SDValue Addr, SDValue &SBase, in SelectSMRDImm32() argument
[all …]
|
| D | SIInstrInfo.cpp | 2247 const MachineOperand *SBase = getNamedOperand(*MI, AMDGPU::OpName::sbase); in splitSMRD() local
2252 bool IsKill = SBase->isKill(); in splitSMRD()
2264 .addReg(SBase->getReg(), 0, SBase->getSubReg()) in splitSMRD()
2273 .addReg(SBase->getReg(), getKillRegState(IsKill), in splitSMRD()
2274 SBase->getSubReg()) in splitSMRD()
2278 .addReg(SBase->getReg(), getKillRegState(IsKill), in splitSMRD()
2279 SBase->getSubReg()) in splitSMRD()
2286 .addReg(SBase->getReg(), 0, SBase->getSubReg()) in splitSMRD()
2293 .addReg(SBase->getReg(), getKillRegState(IsKill), in splitSMRD()
2294 SBase->getSubReg()) in splitSMRD()
|