Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_IDIV (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_info.c160 { 1, 2, 0, 0, 0, 0, COMP, "IDIV", TGSI_OPCODE_IDIV },
296 case TGSI_OPCODE_IDIV: in tgsi_opcode_infer_src_type()
344 case TGSI_OPCODE_IDIV: in tgsi_opcode_infer_dst_type()
Dtgsi_exec.c4057 case TGSI_OPCODE_IDIV: in exec_instruction()
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h370 #define TGSI_OPCODE_IDIV 120 macro
/external/mesa3d/src/gallium/drivers/nv50/codegen/
Dnv50_ir_from_tgsi.cpp384 case TGSI_OPCODE_IDIV: in inferSrcType()
1756 case TGSI_OPCODE_IDIV: in handleInstruction()
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_action.c1581 bld_base->op_actions[TGSI_OPCODE_IDIV].emit = idiv_emit_cpu; in lp_set_default_actions_cpu()
/external/mesa3d/src/gallium/drivers/radeon/
Dradeon_setup_tgsi_llvm.c1063 bld_base->op_actions[TGSI_OPCODE_IDIV].emit = emit_idiv; in radeon_llvm_context_init()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c5369 {TGSI_OPCODE_IDIV, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_NOP, tgsi_idiv},
5543 {TGSI_OPCODE_IDIV, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_NOP, tgsi_idiv},
5717 {TGSI_OPCODE_IDIV, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_NOP, tgsi_idiv},