/external/llvm/test/CodeGen/X86/ |
D | machine-combiner.ll | 379 %sel1 = select i1 %cmp1, float %x2, float %t0 380 %cmp2 = fcmp olt float %x3, %sel1 381 %sel2 = select i1 %cmp2, float %x3, float %sel1 403 %sel1 = select i1 %cmp1, float %x2, float %t0 404 %cmp2 = fcmp ogt float %x3, %sel1 405 %sel2 = select i1 %cmp2, float %x3, float %sel1 427 %sel1 = select i1 %cmp1, double %x2, double %t0 428 %cmp2 = fcmp olt double %x3, %sel1 429 %sel2 = select i1 %cmp2, double %x3, double %sel1 451 %sel1 = select i1 %cmp1, double %x2, double %t0 [all …]
|
/external/llvm/test/Transforms/InstCombine/ |
D | select-select.ll | 27 ; CHECK: %[[sel1:.*]] = select i1 %bool, <2 x i32> %[[sel0]], <2 x i32> %V 28 ; CHECK: ret <2 x i32> %[[sel1]] 30 %sel1 = select i1 %bool, <2 x i32> %sel0, <2 x i32> %V 31 ret <2 x i32> %sel1
|
D | sub.ll | 556 %sel1 = select i1 %A, i32 %C, i32 %B 557 %sub = sub i32 %sel0, %sel1 567 %sel1 = select i1 %A, i32 %B, i32 %C 568 %sub = sub i32 %sel0, %sel1
|
D | add2.ll | 401 %sel1 = select i1 %A, i32 %B, i32 2 402 %add = add i32 %sel0, %sel1
|
/external/llvm/test/CodeGen/Hexagon/ |
D | gp-rel.ll | 31 %sel1 = select i1 %cmp2, i32 %2, i32 %1 32 ret i32 %sel1
|
/external/llvm/test/Analysis/Lint/ |
D | cppeh-catch-intrinsics-clean.ll | 72 %sel1 = extractvalue { i8*, i32 } %l1.0, 1 74 %matchesl1 = icmp eq i32 %sel1, %l1.1 79 %sel2 = phi i32 [%sel, %lpad], [%sel1, %lpad1]
|
/external/clang/test/SemaObjC/ |
D | arc-peformselector.m | 15 SEL sel1; field 28 …return [self performSelector : sel1]; // expected-warning {{performSelector may cause a leak becau…
|
/external/llvm/test/CodeGen/AArch64/ |
D | dag-combine-select.ll | 17 %sel1 = select i1 %cmp2, i32 %v1, i32 %sel0 18 ret i32 %sel1
|
/external/llvm/test/CodeGen/Hexagon/vect/ |
D | vect-load.ll | 33 %sel1 = and i1 %cmp23, %cmp25 34 br i1 %sel1, label %while.body, label %while.end422
|
/external/llvm/test/CodeGen/SystemZ/ |
D | asm-18.ll | 544 %sel1 = select i1 %cmp1, i32 100, i32 200 547 "=h,r,r"(i32 %sel1, i32 %sel2) 684 %sel1 = select i1 %cmp1, i32 0, i32 1 685 %res2 = call i32 asm "stepb $0, $1", "=h,r"(i32 %sel1) 701 %sel1 = select i1 %cmp1, i32 0, i32 1 702 %res2 = call i32 asm "stepb $0, $1", "=r,r"(i32 %sel1) 719 %sel1 = select i1 %cmp1, i32 0, i32 1 720 %res2 = call i32 asm "stepb $0, $1", "=h,r"(i32 %sel1) 739 %sel1 = select i1 %cmp1, i32 0, i32 1 740 %res2 = call i32 asm "stepb $0, $1", "=r,r"(i32 %sel1)
|
D | fp-cmp-02.ll | 147 %sel1 = select i1 %cmp1, double %sel0, double 1.0 148 %sel2 = select i1 %cmp2, double %sel1, double 2.0
|
D | fp-cmp-01.ll | 138 %sel1 = select i1 %cmp1, float %sel0, float 1.0 139 %sel2 = select i1 %cmp2, float %sel1, float 2.0
|
D | int-cmp-05.ll | 281 %sel1 = select i1 %cmp1, i64 %sel0, i64 1 282 %sel2 = select i1 %cmp2, i64 %sel1, i64 2
|
D | int-cmp-06.ll | 331 %sel1 = select i1 %cmp1, i64 %sel0, i64 1 332 %sel2 = select i1 %cmp2, i64 %sel1, i64 2
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | sext-in-reg.ll | 407 %sel1 = select i1 %cmp_eq, i8 0, i8 %a 408 %xor = xor i8 %sel0, %sel1 419 %sel1 = select i1 %cmp_eq, i8 0, i8 %a 420 %xor = xor i8 %sel0, %sel1
|
/external/kernel-headers/original/uapi/linux/ |
D | kvm.h | 334 __u8 sel1; member
|
/external/mesa3d/src/gallium/drivers/r600/ |
D | r600_shader.c | 276 unsigned sel0, sel1; in r600_src_from_byte_stream() local 278 sel1 = bytes[bytes_read++]; in r600_src_from_byte_stream() 279 alu->src[src_idx].sel = sel0 | (sel1 << 8); in r600_src_from_byte_stream()
|