| /external/llvm/lib/Target/AArch64/ |
| D | AArch64RegisterInfo.cpp | 314 unsigned BaseReg, in isFrameOffsetLegal()
325 unsigned BaseReg, in materializeFrameBaseRegister()
346 void AArch64RegisterInfo::resolveFrameIndex(MachineInstr &MI, unsigned BaseReg, in resolveFrameIndex()
|
| D | AArch64LoadStoreOptimizer.cpp | 1104 unsigned BaseReg = getLdStBaseOp(LoadMI).getReg(); in findMatchingStore() local
1217 unsigned BaseReg = getLdStBaseOp(FirstMI).getReg(); in findMatchingInsn() local
1422 unsigned BaseReg, int Offset) { in isMatchingUpdateInsn()
1480 unsigned BaseReg = getLdStBaseOp(MemMI).getReg(); in findMatchingUpdateInsnForward() local
1534 unsigned BaseReg = getLdStBaseOp(MemMI).getReg(); in findMatchingUpdateInsnBackward() local
|
| D | AArch64StorePairSuppress.cpp | 146 unsigned BaseReg; in runOnMachineFunction() local
|
| /external/llvm/lib/CodeGen/ |
| D | LocalStackSlotAllocation.cpp | 255 lookupCandidateBaseReg(unsigned BaseReg, in lookupCandidateBaseReg()
326 unsigned BaseReg = 0; in insertFrameReferenceRegisters() local
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.cpp | 123 unsigned BaseReg(AMDGPU::SGPR_32RegClass.getRegister(BaseIdx)); in reservedPrivateSegmentBufferReg() local
272 unsigned BaseReg, in materializeFrameBaseRegister()
303 void SIRegisterInfo::resolveFrameIndex(MachineInstr &MI, unsigned BaseReg, in resolveFrameIndex()
362 unsigned BaseReg, in isFrameOffsetLegal()
|
| /external/llvm/lib/Target/ARM/ |
| D | ThumbRegisterInfo.cpp | 125 const DebugLoc &dl, unsigned DestReg, unsigned BaseReg, int NumBytes, in emitThumbRegPlusImmInReg()
181 unsigned BaseReg, int NumBytes, in emitThumbRegPlusImmediate()
421 void ThumbRegisterInfo::resolveFrameIndex(MachineInstr &MI, unsigned BaseReg, in resolveFrameIndex()
|
| D | ARMBaseRegisterInfo.cpp | 586 unsigned BaseReg, int FrameIdx, in materializeFrameBaseRegister()
610 void ARMBaseRegisterInfo::resolveFrameIndex(MachineInstr &MI, unsigned BaseReg, in resolveFrameIndex()
638 bool ARMBaseRegisterInfo::isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg, in isFrameOffsetLegal()
|
| D | Thumb2SizeReduction.cpp | 469 unsigned BaseReg = MI->getOperand(0).getReg(); in ReduceLoadStore() local
498 unsigned BaseReg = MI->getOperand(1).getReg(); in ReduceLoadStore() local
511 unsigned BaseReg = MI->getOperand(1).getReg(); in ReduceLoadStore() local
|
| /external/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86MCCodeEmitter.cpp | 60 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); in Is16BitMemOperand() local
206 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); in Is32BitMemOperand() local
225 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); in Is64BitMemOperand() local
358 unsigned BaseReg = Base.getReg(); in emitMemModRMByte() local
|
| /external/swiftshader/third_party/LLVM/include/llvm/Transforms/Utils/ |
| D | AddrModeMatcher.h | 37 Value *BaseReg; member
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | Thumb2SizeReduction.cpp | 369 unsigned BaseReg = MI->getOperand(0).getReg(); in ReduceLoadStore() local
391 unsigned BaseReg = MI->getOperand(1).getReg(); in ReduceLoadStore() local
405 unsigned BaseReg = MI->getOperand(1).getReg(); in ReduceLoadStore() local
|
| D | Thumb1RegisterInfo.cpp | 92 unsigned DestReg, unsigned BaseReg, in emitThumbRegPlusImmInReg()
169 unsigned DestReg, unsigned BaseReg, in emitThumbRegPlusImmediate()
531 unsigned BaseReg, int64_t Offset) const { in resolveFrameIndex()
|
| /external/llvm/lib/Target/X86/ |
| D | X86AsmPrinter.cpp | 231 const MachineOperand &BaseReg = MI->getOperand(Op+X86::AddrBaseReg); in printLeaMemReference() local
296 const MachineOperand &BaseReg = MI->getOperand(Op+X86::AddrBaseReg); in printIntelMemReference() local
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/InstPrinter/ |
| D | X86ATTInstPrinter.cpp | 110 const MCOperand &BaseReg = MI->getOperand(Op); in printMemReference() local
|
| D | X86IntelInstPrinter.cpp | 97 const MCOperand &BaseReg = MI->getOperand(Op); in printMemReference() local
|
| /external/llvm/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 860 unsigned BaseReg, int FrameIdx, in materializeFrameBaseRegister()
868 virtual void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg, in resolveFrameIndex()
875 virtual bool isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg, in isFrameOffsetLegal()
|
| /external/llvm/lib/Target/Lanai/ |
| D | LanaiInstrInfo.cpp | 751 MachineInstr &LdSt, unsigned &BaseReg, int64_t &Offset, unsigned &Width, in getMemOpBaseRegImmOfsWidth()
788 MachineInstr &LdSt, unsigned &BaseReg, int64_t &Offset, in getMemOpBaseRegImmOfs()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCRegisterInfo.cpp | 1006 unsigned BaseReg, int FrameIdx, in materializeFrameBaseRegister()
1026 void PPCRegisterInfo::resolveFrameIndex(MachineInstr &MI, unsigned BaseReg, in resolveFrameIndex()
1051 unsigned BaseReg, in isFrameOffsetLegal()
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsNaClELFStreamer.cpp | 122 unsigned BaseReg = MI.getOperand(AddrIdx).getReg(); in sandboxLoadStoreStackChange() local
|
| D | MipsTargetStreamer.cpp | 231 unsigned Opcode, unsigned SrcReg, unsigned BaseReg, int64_t Offset, in emitStoreWithImmOffset()
266 unsigned Opcode, unsigned SrcReg, unsigned BaseReg, MCOperand &HiOperand, in emitStoreWithSymOffset()
285 unsigned BaseReg, int64_t Offset, in emitLoadWithImmOffset()
322 unsigned BaseReg, in emitLoadWithSymOffset()
|
| /external/swiftshader/third_party/LLVM/lib/Target/Blackfin/ |
| D | BlackfinRegisterInfo.cpp | 207 unsigned BaseReg = BF::FP; in eliminateFrameIndex() local
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/MCTargetDesc/ |
| D | X86MCCodeEmitter.cpp | 162 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); in Is32BitMemOperand() local
250 unsigned BaseReg = Base.getReg(); in EmitMemModRMByte() local
|
| /external/llvm/lib/Target/X86/InstPrinter/ |
| D | X86ATTInstPrinter.cpp | 197 const MCOperand &BaseReg = MI->getOperand(Op + X86::AddrBaseReg); in printMemReference() local
|
| D | X86IntelInstPrinter.cpp | 159 const MCOperand &BaseReg = MI->getOperand(Op+X86::AddrBaseReg); in printMemReference() local
|
| /external/swiftshader/third_party/LLVM/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 608 unsigned BaseReg, int FrameIdx, in materializeFrameBaseRegister()
616 unsigned BaseReg, int64_t Offset) const { in resolveFrameIndex()
|