/art/runtime/ |
D | asm_support.h | 80 art::Thread::ExceptionOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() 85 art::Thread::TopOfManagedStackOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() 90 art::Thread::SelfOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() 95 art::Thread::ThreadLocalPosOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() 99 art::Thread::ThreadLocalEndOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() 103 art::Thread::ThreadLocalObjectsOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() 109 art::Thread::MterpCurrentIBaseOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() 113 art::Thread::MterpDefaultIBaseOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() 117 art::Thread::MterpAltIBaseOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() 121 art::Thread::RosAllocRunsOffset<POINTER_SIZE>().Int32Value()) in CheckAsmSupportOffsetsAndSizes() [all …]
|
D | offsets.cc | 24 return os << offs.Int32Value(); in operator <<()
|
D | offsets.h | 31 int32_t Int32Value() const { in Int32Value() function
|
/art/compiler/utils/arm/ |
D | jni_macro_assembler_arm.cc | 199 __ StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); in Store() 202 __ StoreToOffset(kStoreWord, src.AsRegisterPairLow(), SP, dest.Int32Value()); in Store() 203 __ StoreToOffset(kStoreWord, src.AsRegisterPairHigh(), SP, dest.Int32Value() + 4); in Store() 205 __ StoreSToOffset(src.AsSRegister(), SP, dest.Int32Value()); in Store() 208 __ StoreDToOffset(src.AsDRegister(), SP, dest.Int32Value()); in Store() 215 __ StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); in StoreRef() 221 __ StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); in StoreRawPtr() 230 __ StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); in StoreSpanning() 231 __ LoadFromOffset(kLoadWord, scratch.AsCoreRegister(), SP, in_off.Int32Value()); in StoreSpanning() 232 __ StoreToOffset(kStoreWord, scratch.AsCoreRegister(), SP, dest.Int32Value() + sizeof(uint32_t)); in StoreSpanning() [all …]
|
D | jni_macro_assembler_arm_vixl.cc | 176 asm_.StoreToOffset(kStoreWord, src.AsVIXLRegister(), sp, dest.Int32Value()); in Store() 179 asm_.StoreToOffset(kStoreWord, src.AsVIXLRegisterPairLow(), sp, dest.Int32Value()); in Store() 180 asm_.StoreToOffset(kStoreWord, src.AsVIXLRegisterPairHigh(), sp, dest.Int32Value() + 4); in Store() 183 asm_.StoreSToOffset(src.AsVIXLSRegister(), sp, dest.Int32Value()); in Store() 187 asm_.StoreDToOffset(src.AsVIXLDRegister(), sp, dest.Int32Value()); in Store() 196 asm_.StoreToOffset(kStoreWord, src.AsVIXLRegister(), sp, dest.Int32Value()); in StoreRef() 204 asm_.StoreToOffset(kStoreWord, src.AsVIXLRegister(), sp, dest.Int32Value()); in StoreRawPtr() 213 asm_.StoreToOffset(kStoreWord, src.AsVIXLRegister(), sp, dest.Int32Value()); in StoreSpanning() 216 asm_.LoadFromOffset(kLoadWord, scratch.AsVIXLRegister(), sp, in_off.Int32Value()); in StoreSpanning() 217 asm_.StoreToOffset(kStoreWord, scratch.AsVIXLRegister(), sp, dest.Int32Value() + 4); in StoreSpanning() [all …]
|
/art/runtime/arch/arm/ |
D | thread_arm.cc | 26 CHECK_EQ(THREAD_FLAGS_OFFSET, ThreadFlagsOffset<PointerSize::k32>().Int32Value()); in InitCpu() 27 CHECK_EQ(THREAD_CARD_TABLE_OFFSET, CardTableOffset<PointerSize::k32>().Int32Value()); in InitCpu() 28 CHECK_EQ(THREAD_EXCEPTION_OFFSET, ExceptionOffset<PointerSize::k32>().Int32Value()); in InitCpu() 29 CHECK_EQ(THREAD_ID_OFFSET, ThinLockIdOffset<PointerSize::k32>().Int32Value()); in InitCpu()
|
/art/runtime/arch/arm64/ |
D | thread_arm64.cc | 26 CHECK_EQ(THREAD_FLAGS_OFFSET, ThreadFlagsOffset<PointerSize::k64>().Int32Value()); in InitCpu() 27 CHECK_EQ(THREAD_CARD_TABLE_OFFSET, CardTableOffset<PointerSize::k64>().Int32Value()); in InitCpu() 28 CHECK_EQ(THREAD_EXCEPTION_OFFSET, ExceptionOffset<PointerSize::k64>().Int32Value()); in InitCpu() 29 CHECK_EQ(THREAD_ID_OFFSET, ThinLockIdOffset<PointerSize::k64>().Int32Value()); in InitCpu()
|
/art/compiler/utils/arm64/ |
D | jni_macro_assembler_arm64.cc | 56 StoreToOffset(TR, SP, offset.Int32Value()); in GetCurrentThread() 133 StoreWToOffset(kStoreWord, src.AsWRegister(), SP, offs.Int32Value()); in Store() 136 StoreToOffset(src.AsXRegister(), SP, offs.Int32Value()); in Store() 138 StoreSToOffset(src.AsSRegister(), SP, offs.Int32Value()); in Store() 141 StoreDToOffset(src.AsDRegister(), SP, offs.Int32Value()); in Store() 149 offs.Int32Value()); in StoreRef() 155 StoreToOffset(src.AsXRegister(), SP, offs.Int32Value()); in StoreRawPtr() 165 offs.Int32Value()); in StoreImmediateToFrame() 173 AddConstant(scratch.AsXRegister(), SP, fr_offs.Int32Value()); in StoreStackOffsetToThread() 174 StoreToOffset(scratch.AsXRegister(), TR, tr_offs.Int32Value()); in StoreStackOffsetToThread() [all …]
|
/art/compiler/trampolines/ |
D | trampoline_compiler.cc | 68 ___ Ldr(pc, MemOperand(r0, offset.Int32Value())); in CreateTrampoline() 76 ___ Ldr(temp_reg, MemOperand(r0, JNIEnvExt::SelfOffset(4).Int32Value())); in CreateTrampoline() 77 ___ Ldr(pc, MemOperand(temp_reg, offset.Int32Value())); in CreateTrampoline() 81 ___ Ldr(pc, MemOperand(tr, offset.Int32Value())); in CreateTrampoline() 106 __ JumpTo(Arm64ManagedRegister::FromXRegister(X0), Offset(offset.Int32Value()), in CreateTrampoline() 113 Offset(JNIEnvExt::SelfOffset(8).Int32Value())); in CreateTrampoline() 115 __ JumpTo(Arm64ManagedRegister::FromXRegister(IP1), Offset(offset.Int32Value()), in CreateTrampoline() 120 __ JumpTo(Arm64ManagedRegister::FromXRegister(TR), Offset(offset.Int32Value()), in CreateTrampoline() 145 __ LoadFromOffset(kLoadWord, T9, A0, offset.Int32Value()); in CreateTrampoline() 148 __ LoadFromOffset(kLoadWord, T9, A0, JNIEnvExt::SelfOffset(4).Int32Value()); in CreateTrampoline() [all …]
|
/art/runtime/arch/mips/ |
D | thread_mips.cc | 26 CHECK_EQ(THREAD_FLAGS_OFFSET, ThreadFlagsOffset<PointerSize::k32>().Int32Value()); in InitCpu() 27 CHECK_EQ(THREAD_CARD_TABLE_OFFSET, CardTableOffset<PointerSize::k32>().Int32Value()); in InitCpu() 28 CHECK_EQ(THREAD_EXCEPTION_OFFSET, ExceptionOffset<PointerSize::k32>().Int32Value()); in InitCpu()
|
/art/runtime/arch/mips64/ |
D | thread_mips64.cc | 26 CHECK_EQ(THREAD_FLAGS_OFFSET, ThreadFlagsOffset<PointerSize::k64>().Int32Value()); in InitCpu() 27 CHECK_EQ(THREAD_CARD_TABLE_OFFSET, CardTableOffset<PointerSize::k64>().Int32Value()); in InitCpu() 28 CHECK_EQ(THREAD_EXCEPTION_OFFSET, ExceptionOffset<PointerSize::k64>().Int32Value()); in InitCpu()
|
/art/runtime/generated/ |
D | asm_support_gen.h | 38 …, (static_cast<int32_t>(art::Thread:: ThreadFlagsOffset<art::kRuntimePointerSize>().Int32Value()))) 40 …), (static_cast<int32_t>(art::Thread:: ThinLockIdOffset<art::kRuntimePointerSize>().Int32Value()))) 42 …, (static_cast<int32_t>(art::Thread:: IsGcMarkingOffset<art::kRuntimePointerSize>().Int32Value()))) 44 …T), (static_cast<int32_t>(art::Thread:: CardTableOffset<art::kRuntimePointerSize>().Int32Value()))) 48 …ROR_OBJECT_CLASS_OFFSET), (static_cast<int32_t>(art::mirror::Object:: ClassOffset().Int32Value()))) 50 …JECT_LOCK_WORD_OFFSET), (static_cast<int32_t>(art::mirror::Object:: MonitorOffset().Int32Value()))) 60 …cast<int32_t>(art::ArtMethod:: DexCacheResolvedMethodsOffset(art::PointerSize::k32).Int32Value()))) 62 …cast<int32_t>(art::ArtMethod:: DexCacheResolvedMethodsOffset(art::PointerSize::k64).Int32Value()))) 64 …tatic_cast<int32_t>(art::ArtMethod:: EntryPointFromJniOffset(art::PointerSize::k32).Int32Value()))) 66 …tatic_cast<int32_t>(art::ArtMethod:: EntryPointFromJniOffset(art::PointerSize::k64).Int32Value()))) [all …]
|
/art/tools/cpp-define-generator/ |
D | offset_dexcache.def | 26 … ## _OFFSET_32, int32_t, art::ArtMethod::method_name##Offset(art::PointerSize::k32).Int32Value()) \ 27 …me ## _OFFSET_64, int32_t, art::ArtMethod::method_name##Offset(art::PointerSize::k64).Int32Value()) 30 …(ART_METHOD_ ## field_name ## _OFFSET, int32_t, art::ArtMethod::method_name##Offset().Int32Value()) 33 …G_CLASS_ ## field_name ## _OFFSET, int32_t, art::mirror::Class::method_name##Offset().Int32Value())
|
/art/runtime/arch/x86/ |
D | thread_x86.cc | 140 CHECK_EQ(THREAD_SELF_OFFSET, SelfOffset<PointerSize::k32>().Int32Value()); in InitCpu() 148 CHECK_EQ(THREAD_EXCEPTION_OFFSET, ExceptionOffset<PointerSize::k32>().Int32Value()); in InitCpu() 149 CHECK_EQ(THREAD_CARD_TABLE_OFFSET, CardTableOffset<PointerSize::k32>().Int32Value()); in InitCpu() 150 CHECK_EQ(THREAD_ID_OFFSET, ThinLockIdOffset<PointerSize::k32>().Int32Value()); in InitCpu()
|
/art/compiler/jni/quick/ |
D | calling_convention.cc | 217 return FrameOffset(HandleReferencesOffset().Int32Value() + references_size); in SavedLocalReferenceCookieOffset() 225 SavedLocalReferenceCookieOffset().Int32Value(); in ReturnValueSaveLocation() 233 return FrameOffset(displacement_.Int32Value() + static_cast<size_t>(frame_pointer_size_)); in ReturnValueSaveLocation() 333 int result = HandleReferencesOffset().Int32Value() + itr_refs_ * handle_scope_pointer_size_; in CurrentParamHandleScopeEntryOffset() 334 CHECK_GT(result, HandleScopeNumRefsOffset().Int32Value()); in CurrentParamHandleScopeEntryOffset()
|
D | calling_convention.h | 345 return FrameOffset(this->displacement_.Int32Value() + static_cast<size_t>(frame_pointer_size_)); in HandleScopeOffset() 350 return FrameOffset(HandleScopeOffset().Int32Value() + in HandleScopeLinkOffset() 355 return FrameOffset(HandleScopeOffset().Int32Value() + in HandleScopeNumRefsOffset() 360 return FrameOffset(HandleScopeOffset().Int32Value() + in HandleReferencesOffset()
|
/art/compiler/utils/mips64/ |
D | assembler_mips64.cc | 2861 StoreToOffset(kStoreDoubleword, src.AsGpuRegister(), SP, dest.Int32Value()); in Store() 2863 StoreToOffset(kStoreWord, src.AsGpuRegister(), SP, dest.Int32Value()); in Store() 2870 StoreFpuToOffset(kStoreDoubleword, src.AsFpuRegister(), SP, dest.Int32Value()); in Store() 2872 StoreFpuToOffset(kStoreWord, src.AsFpuRegister(), SP, dest.Int32Value()); in Store() 2882 StoreToOffset(kStoreWord, src.AsGpuRegister(), SP, dest.Int32Value()); in StoreRef() 2888 StoreToOffset(kStoreDoubleword, src.AsGpuRegister(), SP, dest.Int32Value()); in StoreRawPtr() 2896 StoreToOffset(kStoreWord, scratch.AsGpuRegister(), SP, dest.Int32Value()); in StoreImmediateToFrame() 2904 Daddiu64(scratch.AsGpuRegister(), SP, fr_offs.Int32Value()); in StoreStackOffsetToThread() 2905 StoreToOffset(kStoreDoubleword, scratch.AsGpuRegister(), S1, thr_offs.Int32Value()); in StoreStackOffsetToThread() 2909 StoreToOffset(kStoreDoubleword, SP, S1, thr_offs.Int32Value()); in StoreStackPointerToThread() [all …]
|
/art/compiler/utils/mips/ |
D | assembler_mips.cc | 3415 StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); in Store() 3418 StoreToOffset(kStoreWord, src.AsRegisterPairLow(), SP, dest.Int32Value()); in Store() 3420 SP, dest.Int32Value() + kMipsWordSize); in Store() 3423 StoreSToOffset(src.AsFRegister(), SP, dest.Int32Value()); in Store() 3426 StoreDToOffset(src.AsFRegister(), SP, dest.Int32Value()); in Store() 3430 StoreDToOffset(src.AsOverlappingDRegisterLow(), SP, dest.Int32Value()); in Store() 3437 StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); in StoreRef() 3443 StoreToOffset(kStoreWord, src.AsCoreRegister(), SP, dest.Int32Value()); in StoreRawPtr() 3451 StoreToOffset(kStoreWord, scratch.AsCoreRegister(), SP, dest.Int32Value()); in StoreImmediateToFrame() 3459 Addiu32(scratch.AsCoreRegister(), SP, fr_offs.Int32Value()); in StoreStackOffsetToThread() [all …]
|
/art/runtime/mirror/ |
D | object.cc | 239 if (field.GetOffset().Int32Value() == field_offset.Int32Value()) { in CheckFieldAssignmentImpl() 256 if (field.GetOffset().Int32Value() == field_offset.Int32Value()) { in CheckFieldAssignmentImpl()
|
D | object-inl.h | 578 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in CasFieldWeakSequentiallyConsistent32() 596 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in CasFieldWeakAcquire32() 614 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in CasFieldWeakRelease32() 632 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in CasFieldStrongSequentiallyConsistent32() 663 const uint8_t* raw_addr = reinterpret_cast<const uint8_t*>(this) + field_offset.Int32Value(); in GetFieldAcquire() 680 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in CasFieldWeakSequentiallyConsistent64() 697 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in CasFieldStrongSequentiallyConsistent64() 708 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in GetFieldObject() 748 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in SetFieldObjectWithoutWriteBarrier() 785 field_offset.Int32Value()); in GetFieldObjectReferenceAddr() [all …]
|
D | object-readbarrier-inl.h | 51 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in CasFieldWeakRelaxed32() 216 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in CasFieldStrongRelaxedObjectWithoutWriteBarrier() 246 uint8_t* raw_addr = reinterpret_cast<uint8_t*>(this) + field_offset.Int32Value(); in CasFieldStrongReleaseObjectWithoutWriteBarrier()
|
/art/test/004-UnsafeTest/ |
D | unsafe_test.cc | 31 Primitive::ComponentSize(klass->GetComponentType()->GetPrimitiveType())).Int32Value(); in Java_Main_vmArrayBaseOffset()
|
/art/compiler/utils/x86/ |
D | jni_macro_assembler_x86.cc | 133 __ movl(Address(ESP, FrameOffset(offs.Int32Value()+4)), src.AsRegisterPairHigh()); in Store() 196 __ movl(dest.AsRegisterPairHigh(), Address(ESP, FrameOffset(src.Int32Value()+4))); in Load() 227 __ fs()->movl(dest.AsRegisterPairHigh(), Address::Absolute(ThreadOffset32(src.Int32Value()+4))); in LoadFromThread() 354 Load(scratch, FrameOffset(src.Int32Value() + 4), 4); in Copy() 355 Store(FrameOffset(dest.Int32Value() + 4), scratch, 4); in Copy() 413 CHECK_EQ(dest.Int32Value(), src.Int32Value()); in Copy() 493 __ call(Address(base.AsCpuRegister(), offset.Int32Value())); in Call()
|
/art/compiler/jni/quick/mips64/ |
D | calling_convention_mips64.cc | 117 FrameOffset(displacement_.Int32Value() + // displacement in CurrentParamStackOffset() 232 size_t offset = displacement_.Int32Value() - OutArgSize() + (args_on_stack * kFramePointerSize); in CurrentParamStackOffset()
|
/art/compiler/jni/quick/x86/ |
D | calling_convention_x86.cc | 145 return FrameOffset(displacement_.Int32Value() + // displacement in CurrentParamStackOffset() 263 return FrameOffset(displacement_.Int32Value() - OutArgSize() + (itr_slots_ * kFramePointerSize)); in CurrentParamStackOffset()
|