Home
last modified time | relevance | path

Searched refs:ICER (Results 1 – 7 of 7) sorted by relevance

/device/google/contexthub/firmware/os/cpu/cortexm4/inc/cpu/cmsis/
Dcore_cm0.h313 …__IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register … member
558 NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); in NVIC_DisableIRQ()
Dcore_cm0plus.h324 …__IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register … member
669 NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); in NVIC_DisableIRQ()
Dcore_sc000.h319 …__IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register … member
689 NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); in NVIC_DisableIRQ()
Dcore_cm3.h320 …__IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register … member
1357 NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ in NVIC_DisableIRQ()
Dcore_sc300.h320 …__IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register … member
1337 NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ in NVIC_DisableIRQ()
Dcore_cm4.h367 …__IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register … member
1509 NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ in NVIC_DisableIRQ()
Dcore_cm7.h382 …__IO uint32_t ICER[8]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register … member
1696 NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */ in NVIC_DisableIRQ()