Home
last modified time | relevance | path

Searched refs:ITM (Results 1 – 4 of 4) sorted by relevance

/device/google/contexthub/firmware/os/cpu/cortexm4/inc/cpu/cmsis/
Dcore_cm3.h1267 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct… macro
1594 if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ in ITM_SendChar()
1595 (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ in ITM_SendChar()
1597 while (ITM->PORT[0].u32 == 0); in ITM_SendChar()
1598 ITM->PORT[0].u8 = (uint8_t) ch; in ITM_SendChar()
Dcore_sc300.h1247 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct… macro
1574 if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ in ITM_SendChar()
1575 (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ in ITM_SendChar()
1577 while (ITM->PORT[0].u32 == 0); in ITM_SendChar()
1578 ITM->PORT[0].u8 = (uint8_t) ch; in ITM_SendChar()
Dcore_cm4.h1413 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct… macro
1746 if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ in ITM_SendChar()
1747 (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ in ITM_SendChar()
1749 while (ITM->PORT[0].u32 == 0); in ITM_SendChar()
1750 ITM->PORT[0].u8 = (uint8_t) ch; in ITM_SendChar()
Dcore_cm7.h1600 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct… macro
2165 if ((ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */ in ITM_SendChar()
2166 (ITM->TER & (1UL << 0) ) ) /* ITM Port #0 enabled */ in ITM_SendChar()
2168 while (ITM->PORT[0].u32 == 0); in ITM_SendChar()
2169 ITM->PORT[0].u8 = (uint8_t) ch; in ITM_SendChar()