/external/llvm/test/CodeGen/AArch64/ |
D | arm64-AnInfiniteLoopInDAGCombine.ll | 10 ; As we think the (2) optimization from SIGN_EXTEND to ANY_EXTEND is
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | LegalizeIntegerTypes.cpp | 94 case ISD::ANY_EXTEND: Res = PromoteIntRes_INT_EXTEND(N); break; in PromoteIntegerResult() 226 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, GetSoftenedFloat(InOp)); in PromoteIntRes_BITCAST() 233 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, in PromoteIntRes_BITCAST() 247 InOp = DAG.getNode(ISD::ANY_EXTEND, dl, in PromoteIntRes_BITCAST() 259 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, in PromoteIntRes_BITCAST() 277 return DAG.getNode(ISD::ANY_EXTEND, N->getDebugLoc(), in PromoteIntRes_BUILD_PAIR() 402 assert(N->getOpcode() == ISD::ANY_EXTEND && "Unknown integer extension!"); in PromoteIntRes_INT_EXTEND() 753 case ISD::ANY_EXTEND: Res = PromoteIntOp_ANY_EXTEND(N); break; in PromoteIntegerOperand() 839 return DAG.getNode(ISD::ANY_EXTEND, N->getDebugLoc(), N->getValueType(0), Op); in PromoteIntOp_ANY_EXTEND() 1015 Op = DAG.getNode(ISD::ANY_EXTEND, dl, N->getValueType(0), Op); in PromoteIntOp_SIGN_EXTEND() [all …]
|
D | DAGCombiner.cpp | 718 if (!TLI.isOperationLegal(ISD::ANY_EXTEND, PVT)) in PromoteOperand() 720 return DAG.getNode(ISD::ANY_EXTEND, dl, PVT, Op); in PromoteOperand() 1081 case ISD::ANY_EXTEND: return visitANY_EXTEND(N); in visit() 1154 case ISD::ANY_EXTEND: in combine() 2222 (N0.getOpcode() == ISD::ANY_EXTEND && in SimplifyBinOpWithSameOpcodeHands() 2297 if (N1C && N0.getOpcode() == ISD::ANY_EXTEND) { in visitAND() 2420 (N0.getOpcode() == ISD::ANY_EXTEND && in visitAND() 2422 bool HasAnyExt = N0.getOpcode() == ISD::ANY_EXTEND; in visitAND() 3006 || LHSShiftAmt.getOpcode() == ISD::ANY_EXTEND in MatchRotate() 3010 || RHSShiftAmt.getOpcode() == ISD::ANY_EXTEND in MatchRotate() [all …]
|
D | TargetLowering.cpp | 1014 ISD::NodeType ExtendKind = ISD::ANY_EXTEND; in GetReturnInfo() 1025 if (ExtendKind != ISD::ANY_EXTEND && VT.isInteger()) { in GetReturnInfo() 1473 if (InOp.getNode()->getOpcode() == ISD::ANY_EXTEND) { in SimplifyDemandedBits() 1488 TLO.DAG.getNode(ISD::ANY_EXTEND, dl, Op.getValueType(), in SimplifyDemandedBits() 1645 return TLO.CombineTo(Op, TLO.DAG.getNode(ISD::ANY_EXTEND, dl, in SimplifyDemandedBits() 1667 return TLO.CombineTo(Op,TLO.DAG.getNode(ISD::ANY_EXTEND, dl, in SimplifyDemandedBits() 1699 case ISD::ANY_EXTEND: { in SimplifyDemandedBits() 2218 DAG.getNode(ISD::ANY_EXTEND, dl, VT, Op0.getOperand(0)), in SimplifySetCC()
|
D | LegalizeVectorOps.cpp | 167 case ISD::ANY_EXTEND: in LegalizeOp()
|
D | LegalizeVectorTypes.cpp | 67 case ISD::ANY_EXTEND: in ScalarizeVectorResult() 367 Res = DAG.getNode(ISD::ANY_EXTEND, N->getDebugLoc(), N->getValueType(0), in ScalarizeVecOp_EXTRACT_VECTOR_ELT() 442 case ISD::ANY_EXTEND: in SplitVectorResult() 993 case ISD::ANY_EXTEND: in SplitVectorOperand() 1282 case ISD::ANY_EXTEND: in WidenVectorResult() 2044 case ISD::ANY_EXTEND: in WidenVectorOperand()
|
D | SelectionDAGBuilder.cpp | 151 Hi = DAG.getNode(ISD::ANY_EXTEND, DL, TotalVT, Hi); in getCopyFromParts() 193 return DAG.getNode(ISD::ANY_EXTEND, DL, ValueVT, Val); in getCopyFromParts() 290 return DAG.getNode((Smaller ? ISD::TRUNCATE : ISD::ANY_EXTEND), in getCopyFromPartsVector() 308 Val = DAG.getNode((Smaller ? ISD::TRUNCATE : ISD::ANY_EXTEND), in getCopyFromPartsVector() 328 ISD::NodeType ExtendKind = ISD::ANY_EXTEND) { in getCopyToParts() 479 Val = DAG.getNode((Smaller ? ISD::TRUNCATE : ISD::ANY_EXTEND), in getCopyToPartsVector() 489 Val = DAG.getNode((Smaller ? ISD::TRUNCATE : ISD::ANY_EXTEND), in getCopyToPartsVector() 1179 ISD::NodeType ExtendKind = ISD::ANY_EXTEND; in visitRet() 1187 if (ExtendKind != ISD::ANY_EXTEND && VT.isInteger()) in visitRet() 6379 ISD::NodeType ExtendKind = ISD::ANY_EXTEND; in LowerCallTo()
|
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 365 ANY_EXTEND, enumerator
|
/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 398 ANY_EXTEND, enumerator
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeIntegerTypes.cpp | 112 case ISD::ANY_EXTEND: Res = PromoteIntRes_INT_EXTEND(N); break; in PromoteIntegerResult() 267 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, GetSoftenedFloat(InOp)); in PromoteIntRes_BITCAST() 280 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, in PromoteIntRes_BITCAST() 294 InOp = DAG.getNode(ISD::ANY_EXTEND, dl, in PromoteIntRes_BITCAST() 308 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, in PromoteIntRes_BITCAST() 341 return DAG.getNode(ISD::ANY_EXTEND, SDLoc(N), in PromoteIntRes_BUILD_PAIR() 466 assert(N->getOpcode() == ISD::ANY_EXTEND && "Unknown integer extension!"); in PromoteIntRes_INT_EXTEND() 879 case ISD::ANY_EXTEND: Res = PromoteIntOp_ANY_EXTEND(N); break; in PromoteIntegerOperand() 992 return DAG.getNode(ISD::ANY_EXTEND, SDLoc(N), N->getValueType(0), Op); in PromoteIntOp_ANY_EXTEND() 1158 Op = DAG.getNode(ISD::ANY_EXTEND, dl, N->getValueType(0), Op); in PromoteIntOp_SIGN_EXTEND() [all …]
|
D | TargetLowering.cpp | 413 SDValue Z = DAG.getNode(NeedZext ? ISD::ZERO_EXTEND : ISD::ANY_EXTEND, in ShrinkDemandedOp() 696 if (InOp.getNode()->getOpcode() == ISD::ANY_EXTEND) { in SimplifyDemandedBits() 710 TLO.DAG.getNode(ISD::ANY_EXTEND, dl, Op.getValueType(), in SimplifyDemandedBits() 732 SDValue NewExt = TLO.DAG.getNode(ISD::ANY_EXTEND, dl, VT, in SimplifyDemandedBits() 968 return TLO.CombineTo(Op, TLO.DAG.getNode(ISD::ANY_EXTEND, dl, in SimplifyDemandedBits() 990 return TLO.CombineTo(Op,TLO.DAG.getNode(ISD::ANY_EXTEND, dl, in SimplifyDemandedBits() 1022 case ISD::ANY_EXTEND: { in SimplifyDemandedBits() 1722 DAG.getNode(ISD::ANY_EXTEND, dl, VT, Op0.getOperand(0)), in SimplifySetCC() 3268 ISD::ANY_EXTEND, dl, VT, Result); in expandUnalignedLoad()
|
D | DAGCombiner.cpp | 988 if (!TLI.isOperationLegal(ISD::ANY_EXTEND, PVT)) in PromoteOperand() 990 return DAG.getNode(ISD::ANY_EXTEND, dl, PVT, Op); in PromoteOperand() 1397 case ISD::ANY_EXTEND: return visitANY_EXTEND(N); in visit() 1486 case ISD::ANY_EXTEND: in combine() 2725 (N0.getOpcode() == ISD::ANY_EXTEND && in SimplifyBinOpWithSameOpcodeHands() 3105 if (N1C && N0.getOpcode() == ISD::ANY_EXTEND) { in visitAND() 3234 (N0.getOpcode() == ISD::ANY_EXTEND && in visitAND() 3236 bool HasAnyExt = N0.getOpcode() == ISD::ANY_EXTEND; in visitAND() 4104 LHSShiftAmt.getOpcode() == ISD::ANY_EXTEND || in MatchRotate() 4108 RHSShiftAmt.getOpcode() == ISD::ANY_EXTEND || in MatchRotate() [all …]
|
D | LegalizeVectorTypes.cpp | 69 case ISD::ANY_EXTEND: in ScalarizeVectorResult() 436 case ISD::ANY_EXTEND: in ScalarizeVectorOperand() 513 Res = DAG.getNode(ISD::ANY_EXTEND, SDLoc(N), N->getValueType(0), in ScalarizeVecOp_EXTRACT_VECTOR_ELT() 661 case ISD::ANY_EXTEND: in SplitVectorResult() 1504 case ISD::ANY_EXTEND: in SplitVectorOperand() 2135 case ISD::ANY_EXTEND: in WidenVectorResult() 2456 Val = DAG.getNode(ISD::ANY_EXTEND, DL, WidenSVT, Val); in WidenVecRes_EXTEND_VECTOR_INREG() 3090 case ISD::ANY_EXTEND: in WidenVectorOperand() 3176 case ISD::ANY_EXTEND: in WidenVecOp_EXTEND()
|
D | FunctionLoweringInfo.cpp | 69 ISD::NodeType ExtendKind = ISD::ANY_EXTEND; in getPreferredExtendForValue()
|
D | SelectionDAGDumper.cpp | 243 case ISD::ANY_EXTEND: return "any_extend"; in getOperationName()
|
/external/swiftshader/third_party/LLVM/lib/Target/Blackfin/ |
D | BlackfinISelLowering.cpp | 266 Opi = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Opi); in LowerReturn() 323 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall()
|
/external/llvm/lib/Target/NVPTX/ |
D | NVPTXISelLowering.cpp | 1126 StVal = DAG.getNode(ISD::ANY_EXTEND, dl, MVT::i16, StVal); in LowerCall() 1359 theVal = DAG.getNode(ISD::ANY_EXTEND, dl, MVT::i16, theVal); in LowerCall() 1863 Op1 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i32, Op1); in LowerSelect() 1864 Op2 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i32, Op2); in LowerSelect() 1989 ExtVal = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i16, ExtVal); in LowerSTOREVector() 2227 P = DAG.getNode(ISD::ANY_EXTEND, dl, Ins[InsIdx].VT, P); in LowerFormalArguments() 2249 Elt0 = DAG.getNode(ISD::ANY_EXTEND, dl, Ins[InsIdx].VT, Elt0); in LowerFormalArguments() 2250 Elt1 = DAG.getNode(ISD::ANY_EXTEND, dl, Ins[InsIdx].VT, Elt1); in LowerFormalArguments() 2292 Elt = DAG.getNode(ISD::ANY_EXTEND, dl, Ins[InsIdx].VT, Elt); in LowerFormalArguments() 2523 TmpVal = DAG.getNode(ISD::ANY_EXTEND, dl, MVT::i16, TmpVal); in LowerReturn() [all …]
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZISelDAGToDAG.cpp | 820 case ISD::ANY_EXTEND: in expandRxSBG() 933 if (RISBG.Input.getOpcode() != ISD::ANY_EXTEND && in tryRISBGZero() 1025 if (RxSBG[I].Input.getOpcode() != ISD::ANY_EXTEND && in tryRxSBG()
|
D | SystemZISelLowering.h | 482 return ISD::ANY_EXTEND; in getExtendForAtomicOps()
|
D | SystemZISelLowering.cpp | 846 return DAG.getNode(ISD::ANY_EXTEND, DL, VA.getLocVT(), Value); in convertValVTToLocVT() 2449 Result = DAG.getNode(ISD::ANY_EXTEND, DL, VT, Result); in lowerSELECT_CC() 2557 TPHi = DAG.getNode(ISD::ANY_EXTEND, DL, PtrVT, TPHi); in lowerThreadPointer() 2775 In64 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, In); in lowerBITCAST() 3140 Op = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op); in lowerCTPOP() 3990 Op0 = Op1 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op1); in joinDwords() 3992 Op0 = Op1 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in joinDwords() 3994 Op0 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op0); in joinDwords() 3995 Op1 = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::i64, Op1); in joinDwords() 4872 SDValue Ext = DAG.getNode(ISD::ANY_EXTEND, SDLoc(Inner), VT, in combineSIGN_EXTEND() [all …]
|
/external/mesa3d/src/gallium/drivers/radeon/ |
D | AMDILISelLowering.cpp | 185 setOperationAction(ISD::ANY_EXTEND, MVT::v2i64, Expand); in InitAMDILLowering() 200 setOperationAction(ISD::ANY_EXTEND, MVT::v2f64, Expand); in InitAMDILLowering()
|
/external/swiftshader/third_party/LLVM/lib/Target/SystemZ/ |
D | SystemZISelLowering.cpp | 422 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo() 593 ResValue = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), ResValue); in LowerReturn()
|
/external/swiftshader/third_party/LLVM/lib/Target/MSP430/ |
D | MSP430ISelLowering.cpp | 485 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo() 875 DAG.getNode(ISD::ANY_EXTEND, dl, VT, Val), in LowerSIGN_EXTEND()
|
/external/llvm/lib/Target/MSP430/ |
D | MSP430ISelLowering.cpp | 597 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCCCCallTo() 988 DAG.getNode(ISD::ANY_EXTEND, dl, VT, Val), in LowerSIGN_EXTEND()
|
/external/llvm/lib/Target/BPF/ |
D | BPFISelLowering.cpp | 285 Arg = DAG.getNode(ISD::ANY_EXTEND, CLI.DL, VA.getLocVT(), Arg); in LowerCall()
|