Home
last modified time | relevance | path

Searched refs:ATOMIC_LOAD_UMIN (Results 1 – 23 of 23) sorted by relevance

/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DISDOpcodes.h629 ATOMIC_LOAD_UMIN, enumerator
DSelectionDAGNodes.h977 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
1062 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h736 ATOMIC_LOAD_UMIN, enumerator
DSelectionDAGNodes.h1111 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
1192 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp75 case ISD::ATOMIC_LOAD_UMIN: return "AtomicLoadUMin"; in getOperationName()
DLegalizeIntegerTypes.cpp150 case ISD::ATOMIC_LOAD_UMIN: in PromoteIntegerResult()
1345 case ISD::ATOMIC_LOAD_UMIN: in ExpandIntegerResult()
DSelectionDAG.cpp474 case ISD::ATOMIC_LOAD_UMIN: in AddNodeIDCustom()
4916 Opcode == ISD::ATOMIC_LOAD_UMIN || in getAtomic()
DLegalizeDAG.cpp3775 case ISD::ATOMIC_LOAD_UMIN: in ConvertNodeToLibcall()
DSelectionDAGBuilder.cpp3944 case AtomicRMWInst::UMin: NT = ISD::ATOMIC_LOAD_UMIN; break; in visitAtomicRMW()
/external/llvm/lib/Target/Mips/
DMips16ISelLowering.cpp142 setOperationAction(ISD::ATOMIC_LOAD_UMIN, MVT::i32, Expand); in Mips16TargetLowering()
/external/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp252 setTargetDAGCombine(ISD::ATOMIC_LOAD_UMIN); in SITargetLowering()
3018 case ISD::ATOMIC_LOAD_UMIN: in PerformDAGCombine()
/external/llvm/lib/CodeGen/
DTargetLoweringBase.cpp751 OP_TO_LIBCALL(ISD::ATOMIC_LOAD_UMIN, SYNC_FETCH_AND_UMIN) in getSYNC()
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DLegalizeIntegerTypes.cpp132 case ISD::ATOMIC_LOAD_UMIN: in PromoteIntegerResult()
1126 case ISD::ATOMIC_LOAD_UMIN: in ExpandIntegerResult()
DSelectionDAG.cpp434 case ISD::ATOMIC_LOAD_UMIN: in AddNodeIDCustom()
3938 Opcode == ISD::ATOMIC_LOAD_UMIN || in getAtomic()
5886 case ISD::ATOMIC_LOAD_UMIN: return "AtomicLoadUMin"; in getOperationName()
DDAGCombiner.cpp7137 case ISD::ATOMIC_LOAD_UMIN: in visitMEMBARRIER()
7163 case ISD::ATOMIC_LOAD_UMIN: in visitMEMBARRIER()
DLegalizeDAG.cpp3054 case ISD::ATOMIC_LOAD_UMIN: in ExpandNode()
DSelectionDAGBuilder.cpp3372 case AtomicRMWInst::UMin: NT = ISD::ATOMIC_LOAD_UMIN; break; in visitAtomicRMW()
/external/swiftshader/third_party/LLVM/include/llvm/Target/
DTargetSelectionDAG.td436 def atomic_load_umin : SDNode<"ISD::ATOMIC_LOAD_UMIN", SDTAtomic2,
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td516 def atomic_load_umin : SDNode<"ISD::ATOMIC_LOAD_UMIN", SDTAtomic2,
/external/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp213 setOperationAction(ISD::ATOMIC_LOAD_UMIN, MVT::i32, Custom); in SystemZTargetLowering()
4551 case ISD::ATOMIC_LOAD_UMIN: in LowerOperation()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMISelLowering.cpp648 setOperationAction(ISD::ATOMIC_LOAD_UMIN, MVT::i32, Expand); in ARMTargetLowering()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp880 setOperationAction(ISD::ATOMIC_LOAD_UMIN, MVT::i32, Expand); in ARMTargetLowering()
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86GenDAGISel.inc33293 /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->69260