Home
last modified time | relevance | path

Searched refs:D28 (Results 1 – 25 of 59) sorted by relevance

123

/external/libpng/projects/vstudio/
Dvstudio.sln5 …1BC942}") = "pnglibconf", "pnglibconf\pnglibconf.vcxproj", "{EB33566E-DA7F-4D28-9077-88C0B7C77E35}"
10 {EB33566E-DA7F-4D28-9077-88C0B7C77E35} = {EB33566E-DA7F-4D28-9077-88C0B7C77E35}
16 {EB33566E-DA7F-4D28-9077-88C0B7C77E35} = {EB33566E-DA7F-4D28-9077-88C0B7C77E35}
23 {EB33566E-DA7F-4D28-9077-88C0B7C77E35} = {EB33566E-DA7F-4D28-9077-88C0B7C77E35}
30 {EB33566E-DA7F-4D28-9077-88C0B7C77E35} = {EB33566E-DA7F-4D28-9077-88C0B7C77E35}
37 {EB33566E-DA7F-4D28-9077-88C0B7C77E35} = {EB33566E-DA7F-4D28-9077-88C0B7C77E35}
81 {EB33566E-DA7F-4D28-9077-88C0B7C77E35}.Debug Library|Win32.ActiveCfg = Release|Win32
82 {EB33566E-DA7F-4D28-9077-88C0B7C77E35}.Debug Library|Win32.Build.0 = Release|Win32
83 {EB33566E-DA7F-4D28-9077-88C0B7C77E35}.Debug|Win32.ActiveCfg = Release|Win32
84 {EB33566E-DA7F-4D28-9077-88C0B7C77E35}.Debug|Win32.Build.0 = Release|Win32
[all …]
/external/libhevc/decoder/arm/
Dihevcd_fmt_conv_420sp_to_rgba8888.s168 VLD2.8 {D28,D29},[R7]! @//D0 - Y0,Y2,Y4,Y6,Y8,Y10,Y12,Y14 row2
259 VADDW.U8 Q7,Q4,D28 @//Q7 - HAS Y + B
260 VADDW.U8 Q8,Q5,D28 @//Q2 - HAS Y + R
261 VADDW.U8 Q9,Q6,D28 @//Q3 - HAS Y + G
271 VLD2.8 {D28,D29},[R7]! @//D0 - Y0,Y2,Y4,Y6,Y8,Y10,Y12,Y14 row2
390 VADDW.U8 Q7,Q4,D28 @//Q7 - HAS Y + B
391 VADDW.U8 Q8,Q5,D28 @//Q2 - HAS Y + R
392 VADDW.U8 Q9,Q6,D28 @//Q3 - HAS Y + G
/external/libhevc/common/arm/
Dihevc_sao_edge_offset_class0_chroma.s188 …VMOV.8 D28[0],r11 @II pu1_cur_row_tmp = vsetq_lane_u8(pu1_src_cpy[16], pu1_c…
195 …VMOV.8 D28[1],r11 @II pu1_cur_row_tmp = vsetq_lane_u8(pu1_src_cpy[17], pu1_c…
267 VMOVN.I16 D28,Q14 @II vmovn_s16(pi2_tmp_cur_row.val[0])
270 VST1.8 {D28,D29},[r12],r1 @II vst1q_u8(pu1_src_cpy, pu1_cur_row)
352 …VMOV.8 D28[0],r11 @II pu1_cur_row_tmp = vsetq_lane_u8(pu1_src_cpy[16], pu1_c…
359 …VMOV.8 D28[1],r11 @II pu1_cur_row_tmp = vsetq_lane_u8(pu1_src_cpy[17], pu1_c…
387 VTBL.8 D28,{D10},D28 @II vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
398 VUZP.8 D28,D29 @II
402 … VTBL.8 D26,{D11},D28 @II offset = vtbl1_s8(offset_tbl_u, vget_low_s8(edge_idx))
419 VMOVN.I16 D28,Q12 @II vmovn_s16(pi2_tmp_cur_row.val[0])
[all …]
Dihevc_sao_edge_offset_class0.s181 …VMOV.8 D28[0],r11 @II pu1_cur_row_tmp = vsetq_lane_u8(pu1_src_cpy[16], pu1_c…
217 VTBL.8 D28,{D10},D28 @II vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
227 VTBL.8 D30,{D11},D28 @II offset = vtbl1_s8(offset_tbl, vget_low_s8(edge_idx))
326 VMOVN.I16 D28,Q14 @vmovn_s16(pi2_tmp_cur_row.val[0])
334 VST1.8 {D28},[r12],r1 @vst1q_u8(pu1_src_cpy, pu1_cur_row)
Dihevc_sao_band_offset_chroma.s129 VDUP.8 D28,D30[2] @vdup_n_u8(pi1_sao_offset_u[2])
145 …VADD.I8 D2,D6,D28 @band_table_u.val[1] = vadd_u8(band_table_u.val[1], vdup_n…
215 VDUP.8 D28,D25[2] @vdup_n_u8(pi1_sao_offset_v[2])
219 …VADD.I8 D10,D14,D28 @band_table_v.val[1] = vadd_u8(band_table_v.val[1], vdup_n…
Dihevc_sao_band_offset_luma.s123 VDUP.8 D28,D30[2] @vdup_n_u8(pi1_sao_offset[2])
133 …VADD.I8 D2,D6,D28 @band_table.val[1] = vadd_u8(band_table.val[1], vdup_n_u8(…
Dihevc_sao_edge_offset_class3_chroma.s393 VLD1.8 D28,[r2] @edge_idx_tbl = vld1_s8(gi1_table_edge_idx)
401 VTBL.8 D18,{D28},D18 @I vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
404 VTBL.8 D19,{D28},D19 @I vtbl1_s8(edge_idx_tbl, vget_high_s8(edge_idx))
561 VMOVN.I16 D28,Q14 @II vmovn_s16(pi2_tmp_cur_row.val[0])
619 VLD1.8 D28,[r2] @edge_idx_tbl = vld1_s8(gi1_table_edge_idx)
635 VTBL.8 D18,{D28},D18 @vtbl1_s8(edge_idx_tbl, vget_low_s8(edge_idx))
636 VTBL.8 D19,{D28},D19 @vtbl1_s8(edge_idx_tbl, vget_high_s8(edge_idx))
835 VMOVN.I16 D28,Q14 @vmovn_s16(pi2_tmp_cur_row.val[0])
Dihevc_sao_edge_offset_class2_chroma.s456 …VMOV.16 D28[0],r5 @II pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd …
567 VMOVN.I16 D28,Q14 @II vmovn_s16(pi2_tmp_cur_row.val[0])
809 VMOVN.I16 D28,Q14 @vmovn_s16(pi2_tmp_cur_row.val[0])
952 VMOVN.I16 D28,Q14 @vmovn_s16(pi2_tmp_cur_row.val[0])
954 VST1.8 {D28},[r0],r1 @vst1q_u8(pu1_src_cpy, pu1_cur_row)
Dihevc_sao_edge_offset_class1_chroma.s130 …VLD1.8 D28,[r11]! @pu1_top_row = vld1q_u8(pu1_src_top_cpy || pu1_src - src_s…
287 …VLD1.8 D28,[r11]! @pu1_top_row = vld1q_u8(pu1_src_top_cpy || pu1_src - src_s…
Dihevc_sao_edge_offset_class2.s346 …VMOV.8 D28[0],r5 @II pu1_next_row_tmp = vsetq_lane_u8(pu1_src_cpy[src_strd …
633 VMOVN.I16 D28,Q14 @vmovn_s16(pi2_tmp_cur_row.val[0])
/external/swiftshader/third_party/LLVM/test/MC/MachO/
Dx86_64-symbols.s89 D28: label
Dx86_32-symbols.s89 D28: label
/external/llvm/test/MC/MachO/
Dx86_64-symbols.s89 D28: label
Dx86_32-symbols.s89 D28: label
/external/llvm/test/CodeGen/Thumb2/
Dtpsoft.ll37 ; ELFOBJ-LE-NEXT: 0000: 80B50E48 78440168 FFF7FEFF 40580D28
/external/llvm/lib/Target/AArch64/Utils/
DAArch64BaseInfo.h140 case AArch64::D28: return AArch64::B28; in getBRegFromDReg()
180 case AArch64::B28: return AArch64::D28; in getDRegFromBReg()
/external/llvm/lib/Target/ARM/
DARMBaseRegisterInfo.h67 case D31: case D30: case D29: case D28: in isARMArea3Register()
DARMRegisterInfo.td131 def D28 : ARMFReg<28, "d28">, DwarfRegNum<[284]>;
154 def Q14 : ARMReg<14, "q14", [D28, D29]>;
/external/swiftshader/third_party/LLVM/lib/Target/ARM/MCTargetDesc/
DARMBaseInfo.h184 case S28: case D28: return 28; in getARMRegisterNumbering()
/external/valgrind/memcheck/
Dmc_machine.c902 if (o >= GOF(D28) && o+sz <= GOF(D28)+SZB(D28)) return GOF(D28); in get_otrack_shadow_offset_wrk()
924 if (o >= GOF(D28) && o+sz <= GOF(D28)+2*SZB(D28)) return GOF(D28); // Q14 in get_otrack_shadow_offset_wrk()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMRegisterInfo.td124 def D28 : ARMFReg<28, "d28">, DwarfRegNum<[284]>;
149 def Q14 : ARMReg<14, "q14", [D28, D29]>;
DARMBaseRegisterInfo.cpp736 case ARM::D29: return ARM::D28; in getRegisterPairEven()
789 case ARM::D28: return ARM::D29; in getRegisterPairOdd()
/external/llvm/lib/Target/Sparc/
DSparcRegisterInfo.td261 def D28 : SparcReg<25, "F56">;
281 def Q14 : Rq<25, "F56", [D28, D29]>;
/external/llvm/lib/Target/AArch64/
DAArch64PBQPRegAlloc.cpp127 case AArch64::D28: in isOdd()
DAArch64RegisterInfo.td348 def D28 : AArch64Reg<28, "d28", [S28], ["v28", ""]>, DwarfRegAlias<B28>;
383 def Q28 : AArch64Reg<28, "q28", [D28], ["v28", ""]>, DwarfRegAlias<B28>;

123