Home
last modified time | relevance | path

Searched refs:FXOR (Results 1 – 9 of 9) sorted by relevance

/external/llvm/lib/Target/X86/
DX86IntrinsicsInfo.h1623 X86_INTRINSIC_DATA(avx512_mask_xor_pd_128, INTR_TYPE_2OP_MASK, X86ISD::FXOR, 0),
1624 X86_INTRINSIC_DATA(avx512_mask_xor_pd_256, INTR_TYPE_2OP_MASK, X86ISD::FXOR, 0),
1625 X86_INTRINSIC_DATA(avx512_mask_xor_pd_512, INTR_TYPE_2OP_MASK, X86ISD::FXOR, 0),
1626 X86_INTRINSIC_DATA(avx512_mask_xor_ps_128, INTR_TYPE_2OP_MASK, X86ISD::FXOR, 0),
1627 X86_INTRINSIC_DATA(avx512_mask_xor_ps_256, INTR_TYPE_2OP_MASK, X86ISD::FXOR, 0),
1628 X86_INTRINSIC_DATA(avx512_mask_xor_ps_512, INTR_TYPE_2OP_MASK, X86ISD::FXOR, 0),
DX86ISelLowering.h53 FXOR, enumerator
DX86InstrFragmentsSIMD.td57 def X86fxor : SDNode<"X86ISD::FXOR", SDTFPBinOp,
/external/llvm/lib/Target/Sparc/
DSparcInstrVIS.td106 def FXOR : VISInst<0b001101100, "fxor">;
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86ISelLowering.h54 FXOR, enumerator
DX86InstrFragmentsSIMD.td47 def X86fxor : SDNode<"X86ISD::FXOR", SDTFPBinOp,
DX86ISelLowering.cpp8061 return DAG.getNode(X86ISD::FXOR, dl, VT, Op.getOperand(0), Mask); in LowerFNEG()
10627 case X86ISD::FXOR: return "X86ISD::FXOR"; in getTargetNodeName()
13980 assert(N->getOpcode() == X86ISD::FOR || N->getOpcode() == X86ISD::FXOR); in PerformFORCombine()
14217 case X86ISD::FXOR: in PerformDAGCombine()
DX86GenFastISel.inc2823 // FastEmit functions for X86ISD::FXOR.
3692 case X86ISD::FXOR: return FastEmit_X86ISD_FXOR_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKill);
DX86GenDAGISel.inc39438 /*SwitchOpcode*/ 23|128,2/*279*/, TARGET_VAL(X86ISD::FXOR),// ->82518