Home
last modified time | relevance | path

Searched refs:InstDesc (Results 1 – 3 of 3) sorted by relevance

/external/llvm/lib/Transforms/Utils/
DLoopUtils.cpp194 InstDesc ReduxDesc(false, nullptr); in AddReductionVar()
318 InstDesc IgnoredVal(false, nullptr); in AddReductionVar()
372 RecurrenceDescriptor::InstDesc
373 RecurrenceDescriptor::isMinMaxSelectCmpPattern(Instruction *I, InstDesc &Prev) { in isMinMaxSelectCmpPattern()
384 return InstDesc(false, I); in isMinMaxSelectCmpPattern()
385 return InstDesc(Select, Prev.getMinMaxKind()); in isMinMaxSelectCmpPattern()
390 return InstDesc(false, I); in isMinMaxSelectCmpPattern()
393 return InstDesc(false, I); in isMinMaxSelectCmpPattern()
395 return InstDesc(false, I); in isMinMaxSelectCmpPattern()
402 return InstDesc(Select, MRK_UIntMin); in isMinMaxSelectCmpPattern()
[all …]
/external/llvm/include/llvm/Transforms/Utils/
DLoopUtils.h104 class InstDesc {
107 InstDesc(bool IsRecur, Instruction *I, Instruction *UAI = nullptr)
111 InstDesc(Instruction *I, MinMaxRecurrenceKind K, Instruction *UAI = nullptr)
142 static InstDesc isRecurrenceInstr(Instruction *I, RecurrenceKind Kind,
143 InstDesc &Prev, bool HasFunNoNaNAttr);
155 static InstDesc isMinMaxSelectCmpPattern(Instruction *I, InstDesc &Prev);
/external/llvm/lib/Target/AMDGPU/
DSIInstrInfo.cpp2005 const MCInstrDesc &InstDesc = MI.getDesc(); in isOperandLegal() local
2006 const MCOperandInfo &OpInfo = InstDesc.OpInfo[OpIdx]; in isOperandLegal()
2027 } else if (InstDesc.OpInfo[i].OperandType == AMDGPU::OPERAND_KIMM32) { in isOperandLegal()
2708 const MCInstrDesc &InstDesc = get(Opcode); in splitScalar64BitUnaryOp() local
2723 BuildMI(MBB, MII, DL, InstDesc, DestSub0) in splitScalar64BitUnaryOp()
2730 BuildMI(MBB, MII, DL, InstDesc, DestSub1) in splitScalar64BitUnaryOp()
2762 const MCInstrDesc &InstDesc = get(Opcode); in splitScalar64BitBinaryOp() local
2784 MachineInstr &LoHalf = *BuildMI(MBB, MII, DL, InstDesc, DestSub0) in splitScalar64BitBinaryOp()
2794 MachineInstr &HiHalf = *BuildMI(MBB, MII, DL, InstDesc, DestSub1) in splitScalar64BitBinaryOp()
2827 const MCInstrDesc &InstDesc = get(AMDGPU::V_BCNT_U32_B32_e64); in splitScalar64BitBCNT() local
[all …]