Searched refs:TGSI_OPCODE_F2U (Results 1 – 8 of 8) sorted by relevance
| /external/mesa3d/src/gallium/auxiliary/tgsi/ |
| D | tgsi_info.c | 167 { 1, 1, 0, 0, 0, 0, COMP, "F2U", TGSI_OPCODE_F2U },
322 case TGSI_OPCODE_F2U: in tgsi_opcode_infer_dst_type()
|
| D | tgsi_exec.c | 4085 case TGSI_OPCODE_F2U: in exec_instruction()
|
| /external/mesa3d/src/gallium/include/pipe/ |
| D | p_shader_tokens.h | 377 #define TGSI_OPCODE_F2U 127 macro
|
| /external/mesa3d/src/gallium/drivers/nv50/codegen/ |
| D | nv50_ir_from_tgsi.cpp | 405 case TGSI_OPCODE_F2U: return nv50_ir::TYPE_U32; in inferDstType()
2054 case TGSI_OPCODE_F2U: in handleInstruction()
|
| /external/mesa3d/src/gallium/auxiliary/gallivm/ |
| D | lp_bld_tgsi_action.c | 1576 bld_base->op_actions[TGSI_OPCODE_F2U].emit = f2u_emit_cpu; in lp_set_default_actions_cpu()
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | radeon_setup_tgsi_llvm.c | 1075 bld_base->op_actions[TGSI_OPCODE_F2U].emit = emit_f2u; in radeon_llvm_context_init()
|
| /external/mesa3d/src/gallium/drivers/r600/ |
| D | r600_shader.c | 5376 {TGSI_OPCODE_F2U, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_FLT_TO_UINT, tgsi_op2_trans},
5550 {TGSI_OPCODE_F2U, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_FLT_TO_UINT, tgsi_f2i},
5724 {TGSI_OPCODE_F2U, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_FLT_TO_UINT, tgsi_op2},
|
| /external/mesa3d/src/mesa/state_tracker/ |
| D | st_glsl_to_tgsi.cpp | 1795 emit(ir, TGSI_OPCODE_F2U, result_dst, op[0]); in visit()
|