/external/llvm/lib/Target/ARM/ |
D | ARMTargetTransformInfo.cpp | 130 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i32, 1 }, in getCastInstrCost() 133 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i8, 3 }, in getCastInstrCost() 135 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i16, 2 }, in getCastInstrCost() 137 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 }, in getCastInstrCost() 139 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i1, 3 }, in getCastInstrCost() 141 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i8, 3 }, in getCastInstrCost() 143 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i16, 2 }, in getCastInstrCost() 145 { ISD::UINT_TO_FP, MVT::v8f32, MVT::v8i16, 4 }, in getCastInstrCost() 147 { ISD::UINT_TO_FP, MVT::v8f32, MVT::v8i32, 2 }, in getCastInstrCost() 149 { ISD::UINT_TO_FP, MVT::v16f32, MVT::v16i16, 8 }, in getCastInstrCost() [all …]
|
/external/llvm/lib/Target/X86/ |
D | X86TargetTransformInfo.cpp | 535 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i64, 1 }, in getCastInstrCost() 536 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i64, 1 }, in getCastInstrCost() 537 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i64, 1 }, in getCastInstrCost() 538 { ISD::UINT_TO_FP, MVT::v4f64, MVT::v4i64, 1 }, in getCastInstrCost() 539 { ISD::UINT_TO_FP, MVT::v8f32, MVT::v8i64, 1 }, in getCastInstrCost() 540 { ISD::UINT_TO_FP, MVT::v8f64, MVT::v8i64, 1 }, in getCastInstrCost() 583 { ISD::UINT_TO_FP, MVT::v8f32, MVT::v8i64, 26 }, in getCastInstrCost() 584 { ISD::UINT_TO_FP, MVT::v8f64, MVT::v8i64, 26 }, in getCastInstrCost() 586 { ISD::UINT_TO_FP, MVT::v8f64, MVT::v8i1, 4 }, in getCastInstrCost() 587 { ISD::UINT_TO_FP, MVT::v16f32, MVT::v16i1, 3 }, in getCastInstrCost() [all …]
|
D | X86IntrinsicsInfo.h | 637 ISD::UINT_TO_FP, 0), 639 ISD::UINT_TO_FP, 0), // no rm 641 ISD::UINT_TO_FP, 0), 643 ISD::UINT_TO_FP, 0), 645 ISD::UINT_TO_FP, ISD::UINT_TO_FP), 647 ISD::UINT_TO_FP, 0), 649 ISD::UINT_TO_FP, 0), 651 ISD::UINT_TO_FP, ISD::UINT_TO_FP), 653 ISD::UINT_TO_FP, 0), 655 ISD::UINT_TO_FP, 0), [all …]
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64TargetTransformInfo.cpp | 218 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 }, in getCastInstrCost() 219 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i32, 1 }, in getCastInstrCost() 220 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i64, 1 }, in getCastInstrCost() 226 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i8, 3 }, in getCastInstrCost() 227 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i16, 3 }, in getCastInstrCost() 228 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i64, 2 }, in getCastInstrCost() 233 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i8, 3 }, in getCastInstrCost() 234 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i16, 2 }, in getCastInstrCost() 239 { ISD::UINT_TO_FP, MVT::v8f32, MVT::v8i8, 10 }, in getCastInstrCost() 240 { ISD::UINT_TO_FP, MVT::v8f32, MVT::v8i16, 4 }, in getCastInstrCost() [all …]
|
D | AArch64ISelLowering.cpp | 176 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Custom); in AArch64TargetLowering() 177 setOperationAction(ISD::UINT_TO_FP, MVT::i64, Custom); in AArch64TargetLowering() 178 setOperationAction(ISD::UINT_TO_FP, MVT::i128, Custom); in AArch64TargetLowering() 471 setTargetDAGCombine(ISD::UINT_TO_FP); in AArch64TargetLowering() 552 setOperationAction(ISD::UINT_TO_FP, MVT::v1i64, Expand); in AArch64TargetLowering() 559 setOperationAction(ISD::UINT_TO_FP, MVT::v4i8, Promote); in AArch64TargetLowering() 561 setOperationAction(ISD::UINT_TO_FP, MVT::v4i16, Promote); in AArch64TargetLowering() 566 setOperationAction(ISD::UINT_TO_FP, MVT::v8i8, Promote); in AArch64TargetLowering() 568 setOperationAction(ISD::UINT_TO_FP, MVT::v8i16, Promote); in AArch64TargetLowering() 571 setOperationAction(ISD::UINT_TO_FP, MVT::v2i32, Custom); in AArch64TargetLowering() [all …]
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | dagcombiner-bug-illegal-vec4-int-to-fp.ll | 7 ; ISD::UINT_TO_FP and ISD::SINT_TO_FP opcodes.
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | LegalizeVectorOps.cpp | 196 case ISD::UINT_TO_FP: in LegalizeOp() 219 else if (Node->getOpcode() == ISD::UINT_TO_FP) in LegalizeOp()
|
D | LegalizeDAG.cpp | 806 case ISD::UINT_TO_FP: in LegalizeOp() 2589 SDValue Fcvt = DAG.getNode(ISD::UINT_TO_FP, dl, MVT::f64, Trunc); in ExpandLegalINT_TO_FP() 2594 SDValue Fcvt2 = DAG.getNode(ISD::UINT_TO_FP, dl, MVT::f64, Lo); in ExpandLegalINT_TO_FP() 2671 if (TLI.isOperationLegalOrCustom(ISD::UINT_TO_FP, NewInTy)) { in PromoteLegalINT_TO_FP() 2672 OpToUse = ISD::UINT_TO_FP; in PromoteLegalINT_TO_FP() 3135 case ISD::UINT_TO_FP: in ExpandNode() 3828 if (Node->getOpcode() == ISD::UINT_TO_FP || in PromoteNode() 3874 case ISD::UINT_TO_FP: in PromoteNode()
|
D | LegalizeVectorTypes.cpp | 92 case ISD::UINT_TO_FP: in ScalarizeVectorResult() 469 case ISD::UINT_TO_FP: in SplitVectorResult() 988 case ISD::UINT_TO_FP: in SplitVectorOperand() 1290 case ISD::UINT_TO_FP: in WidenVectorResult() 2040 case ISD::UINT_TO_FP: in WidenVectorOperand()
|
D | LegalizeFloatTypes.cpp | 97 case ISD::UINT_TO_FP: R = SoftenFloatRes_XINT_TO_FP(N); break; in SoftenFloatResult() 875 case ISD::UINT_TO_FP: ExpandFloatRes_XINT_TO_FP(N, Lo, Hi); break; in ExpandFloatResult()
|
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 373 UINT_TO_FP, enumerator
|
/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 406 UINT_TO_FP, enumerator
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeVectorOps.cpp | 341 case ISD::UINT_TO_FP: in LegalizeOp() 388 case ISD::UINT_TO_FP: in Promote() 452 unsigned Opc = Op.getOpcode() == ISD::UINT_TO_FP ? ISD::ZERO_EXTEND : in PromoteINT_TO_FP() 693 case ISD::UINT_TO_FP: in Expand()
|
D | LegalizeDAG.cpp | 965 case ISD::UINT_TO_FP: in LegalizeOp() 2407 SDValue Fcvt = DAG.getNode(ISD::UINT_TO_FP, dl, MVT::f64, Trunc); in ExpandLegalINT_TO_FP() 2413 SDValue Fcvt2 = DAG.getNode(ISD::UINT_TO_FP, dl, MVT::f64, Lo); in ExpandLegalINT_TO_FP() 2496 if (TLI.isOperationLegalOrCustom(ISD::UINT_TO_FP, NewInTy)) { in PromoteLegalINT_TO_FP() 2497 OpToUse = ISD::UINT_TO_FP; in PromoteLegalINT_TO_FP() 2927 case ISD::UINT_TO_FP: in ExpandNode() 3997 if (Node->getOpcode() == ISD::UINT_TO_FP || in PromoteNode() 4055 case ISD::UINT_TO_FP: in PromoteNode()
|
D | SelectionDAGDumper.cpp | 255 case ISD::UINT_TO_FP: return "uint_to_fp"; in getOperationName()
|
D | LegalizeVectorTypes.cpp | 99 case ISD::UINT_TO_FP: in ScalarizeVectorResult() 443 case ISD::UINT_TO_FP: in ScalarizeVectorOperand() 657 case ISD::UINT_TO_FP: in SplitVectorResult() 1492 case ISD::UINT_TO_FP: in SplitVectorOperand() 2143 case ISD::UINT_TO_FP: in WidenVectorResult() 3100 case ISD::UINT_TO_FP: in WidenVectorOperand()
|
D | LegalizeFloatTypes.cpp | 110 case ISD::UINT_TO_FP: R = SoftenFloatRes_XINT_TO_FP(N); break; in SoftenFloatResult() 1045 case ISD::UINT_TO_FP: ExpandFloatRes_XINT_TO_FP(N, Lo, Hi); break; in ExpandFloatResult() 1909 case ISD::UINT_TO_FP: R = PromoteFloatRes_XINT_TO_FP(N); break; in PromoteFloatResult()
|
/external/swiftshader/third_party/LLVM/lib/Target/MBlaze/ |
D | MBlazeISelLowering.cpp | 74 setOperationAction(ISD::UINT_TO_FP, MVT::i8, Expand); in MBlazeTargetLowering() 75 setOperationAction(ISD::UINT_TO_FP, MVT::i16, Expand); in MBlazeTargetLowering() 76 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Expand); in MBlazeTargetLowering()
|
/external/swiftshader/third_party/LLVM/lib/Target/SystemZ/ |
D | SystemZISelLowering.cpp | 153 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Expand); in SystemZTargetLowering() 154 setOperationAction(ISD::UINT_TO_FP, MVT::i64, Expand); in SystemZTargetLowering()
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.cpp | 119 setOperationAction(ISD::UINT_TO_FP, MVT::i1, Promote); in PPCTargetLowering() 120 AddPromotedToType(ISD::UINT_TO_FP, MVT::i1, in PPCTargetLowering() 124 setOperationAction(ISD::UINT_TO_FP, MVT::i1, Custom); in PPCTargetLowering() 264 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Expand); in PPCTargetLowering() 373 setOperationAction(ISD::UINT_TO_FP, MVT::i64, Expand); in PPCTargetLowering() 391 setOperationAction(ISD::UINT_TO_FP, MVT::i64, Custom); in PPCTargetLowering() 397 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Custom); in PPCTargetLowering() 518 setOperationAction(ISD::UINT_TO_FP, MVT::v4i32, Legal); in PPCTargetLowering() 645 setOperationAction(ISD::UINT_TO_FP, MVT::v2i64, Legal); in PPCTargetLowering() 794 setOperationAction(ISD::UINT_TO_FP, MVT::v4i1, Custom); in PPCTargetLowering() [all …]
|
/external/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.cpp | 328 setOperationAction(ISD::UINT_TO_FP, MVT::i64, Custom); in AMDGPUTargetLowering() 378 setOperationAction(ISD::UINT_TO_FP, VT, Expand); in AMDGPUTargetLowering() 720 case ISD::UINT_TO_FP: return LowerUINT_TO_FP(Op, DAG); in LowerOperation() 1254 ISD::NodeType ToFp = Sign ? ISD::SINT_TO_FP : ISD::UINT_TO_FP; in LowerDIVREM24() 2000 SDValue CvtHi = DAG.getNode(Signed ? ISD::SINT_TO_FP : ISD::UINT_TO_FP, in LowerINT_TO_FP64() 2003 SDValue CvtLo = DAG.getNode(ISD::UINT_TO_FP, SL, MVT::f64, Lo); in LowerINT_TO_FP64()
|
/external/mesa3d/src/gallium/drivers/radeon/ |
D | R600ISelLowering.cpp | 412 ConversionOp = ISD::UINT_TO_FP; in LowerSELECT_CC()
|
/external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
D | SPUISelLowering.cpp | 345 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Custom); in SPUTargetLowering() 346 setOperationAction(ISD::UINT_TO_FP, MVT::i16, Promote); in SPUTargetLowering() 347 setOperationAction(ISD::UINT_TO_FP, MVT::i8, Promote); in SPUTargetLowering() 349 setOperationAction(ISD::UINT_TO_FP, MVT::i64, Custom); in SPUTargetLowering() 2824 case ISD::UINT_TO_FP: in LowerOperation()
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonISelLowering.cpp | 2026 setOperationAction(ISD::UINT_TO_FP, MVT::i1, Promote); in HexagonTargetLowering() 2027 setOperationAction(ISD::UINT_TO_FP, MVT::i8, Promote); in HexagonTargetLowering() 2028 setOperationAction(ISD::UINT_TO_FP, MVT::i16, Promote); in HexagonTargetLowering() 2036 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Expand); in HexagonTargetLowering() 2037 setOperationAction(ISD::UINT_TO_FP, MVT::i64, Expand); in HexagonTargetLowering()
|
/external/llvm/lib/Target/Sparc/ |
D | SparcISelLowering.cpp | 1577 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Custom); in SparcTargetLowering() 1579 setOperationAction(ISD::UINT_TO_FP, MVT::i64, Custom); in SparcTargetLowering() 3048 case ISD::UINT_TO_FP: return LowerUINT_TO_FP(Op, DAG, *this, in LowerOperation() 3528 case ISD::UINT_TO_FP: in ReplaceNodeResults()
|