Home
last modified time | relevance | path

Searched refs:V4S (Results 1 – 6 of 6) sorted by relevance

/external/vixl/test/aarch64/
Dtest-trace-aarch64.cc619 __ abs(v16.V4S(), v1.V4S()); in GenerateTestSequenceNEON()
627 __ add(v25.V4S(), v28.V4S(), v29.V4S()); in GenerateTestSequenceNEON()
631 __ addhn(v10.V4H(), v30.V4S(), v26.V4S()); in GenerateTestSequenceNEON()
634 __ addhn2(v0.V4S(), v2.V2D(), v17.V2D()); in GenerateTestSequenceNEON()
635 __ addhn2(v31.V8H(), v7.V4S(), v17.V4S()); in GenerateTestSequenceNEON()
641 __ addp(v30.V4S(), v26.V4S(), v24.V4S()); in GenerateTestSequenceNEON()
648 __ addv(s14, v27.V4S()); in GenerateTestSequenceNEON()
654 __ bic(v29.V4S(), 0xac); in GenerateTestSequenceNEON()
666 __ cls(v27.V4S(), v10.V4S()); in GenerateTestSequenceNEON()
672 __ clz(v31.V4S(), v15.V4S()); in GenerateTestSequenceNEON()
[all …]
Dtest-disasm-aarch64.cc3076 V(V4S(), "4s") \
3084 V(V4S(), "4s", V8H(), "8h") \
3085 V(V2D(), "2d", V4S(), "4s")
3089 V(V4S(), "4s", V4H(), "4h") \
3094 V(V4S(), "4s", V8H(), "8h") \
3095 V(V2D(), "2d", V4S(), "4s")
3103 V(V4S(), "4s")
3109 V(V4S(), "4s")
3170 COMPARE_MACRO(Ld1(v16.V4S(), in TEST()
3171 v17.V4S(), in TEST()
[all …]
Dtest-assembler-aarch64.cc3123 __ Ld1(v16.V4S(), v17.V4S(), v18.V4S(), v19.V4S(), MemOperand(x17)); in TEST()
3168 __ Ld1(v16.V4S(), in TEST()
3169 v17.V4S(), in TEST()
3170 v18.V4S(), in TEST()
3171 v19.V4S(), in TEST()
3365 __ Ld2(v16.V4S(), v17.V4S(), MemOperand(x17)); in TEST()
3406 __ Ld2(v16.V4S(), v17.V4S(), MemOperand(x20, 32, PostIndex)); in TEST()
3632 __ Ld2r(v10.V4S(), v11.V4S(), MemOperand(x17)); in TEST()
3675 __ Ld2r(v10.V4S(), v11.V4S(), MemOperand(x17, 8, PostIndex)); in TEST()
3808 __ Ld3(v11.V4S(), v12.V4S(), v13.V4S(), MemOperand(x17)); in TEST()
[all …]
/external/vixl/examples/aarch64/
Dneon-matrix-multiply.cc51 __ Fmul(v_out, v4.V4S(), v_in, 0); // e.g. (v0.V4S(), v4.V4S(), v8.S(), 0). in GenerateMultiplyColumn()
52 __ Fmla(v_out, v5.V4S(), v_in, 1); in GenerateMultiplyColumn()
53 __ Fmla(v_out, v6.V4S(), v_in, 2); in GenerateMultiplyColumn()
54 __ Fmla(v_out, v7.V4S(), v_in, 3); in GenerateMultiplyColumn()
70 __ Ld1(v4.V4S(), v5.V4S(), v6.V4S(), v7.V4S(), MemOperand(x1)); in GenerateNEONMatrixMultiply()
72 __ Ld1(v16.V4S(), v17.V4S(), v18.V4S(), v19.V4S(), MemOperand(x2)); in GenerateNEONMatrixMultiply()
89 __ St1(v0.V4S(), v1.V4S(), v2.V4S(), v3.V4S(), MemOperand(x0)); in GenerateNEONMatrixMultiply()
/external/vixl/src/aarch64/
Doperands-aarch64.h366 VRegister V4S() const { return VRegister(code_, kQRegSize, 4); } in V4S() function
Dmacro-assembler-aarch64.cc1023 Movi32bitHelper(vd.Is64Bits() ? vd.V2S() : vd.V4S(), imm & 0xffffffff); in Movi64bitHelper()