| /external/swiftshader/third_party/LLVM/test/CodeGen/CellSPU/ |
| D | shift_ops.ll | 26 define i16 @shlh_i16_1(i16 %arg1, i16 %arg2) {
27 %A = shl i16 %arg1, %arg2
31 define i16 @shlh_i16_2(i16 %arg1, i16 %arg2) {
32 %A = shl i16 %arg2, %arg1
36 define signext i16 @shlh_i16_3(i16 signext %arg1, i16 signext %arg2) {
37 %A = shl i16 %arg1, %arg2
41 define signext i16 @shlh_i16_4(i16 signext %arg1, i16 signext %arg2) {
42 %A = shl i16 %arg2, %arg1
46 define zeroext i16 @shlh_i16_5(i16 zeroext %arg1, i16 zeroext %arg2) {
47 %A = shl i16 %arg1, %arg2
[all …]
|
| D | icmp32.ll | 16 ; $3 = %arg1, $4 = %arg2, $5 = %val1, $6 = %val2
17 ; $3 = %arg1, $4 = %val1, $5 = %val2
29 define i32 @icmp_eq_select_i32(i32 %arg1, i32 %arg2, i32 %val1, i32 %val2) nounwind {
31 %A = icmp eq i32 %arg1, %arg2
36 define i1 @icmp_eq_setcc_i32(i32 %arg1, i32 %arg2, i32 %val1, i32 %val2) nounwind {
38 %A = icmp eq i32 %arg1, %arg2
42 define i32 @icmp_eq_immed01_i32(i32 %arg1, i32 %val1, i32 %val2) nounwind {
44 %A = icmp eq i32 %arg1, 511
49 define i32 @icmp_eq_immed02_i32(i32 %arg1, i32 %val1, i32 %val2) nounwind {
51 %A = icmp eq i32 %arg1, -512
[all …]
|
| D | icmp16.ll | 16 ; $3 = %arg1, $4 = %arg2, $5 = %val1, $6 = %val2
17 ; $3 = %arg1, $4 = %val1, $5 = %val2
29 define i16 @icmp_eq_select_i16(i16 %arg1, i16 %arg2, i16 %val1, i16 %val2) nounwind {
31 %A = icmp eq i16 %arg1, %arg2
36 define i1 @icmp_eq_setcc_i16(i16 %arg1, i16 %arg2, i16 %val1, i16 %val2) nounwind {
38 %A = icmp eq i16 %arg1, %arg2
42 define i16 @icmp_eq_immed01_i16(i16 %arg1, i16 %val1, i16 %val2) nounwind {
44 %A = icmp eq i16 %arg1, 511
49 define i16 @icmp_eq_immed02_i16(i16 %arg1, i16 %val1, i16 %val2) nounwind {
51 %A = icmp eq i16 %arg1, -512
[all …]
|
| D | icmp8.ll | 15 ; $3 = %arg1, $4 = %arg2, $5 = %val1, $6 = %val2
16 ; $3 = %arg1, $4 = %val1, $5 = %val2
28 define i8 @icmp_eq_select_i8(i8 %arg1, i8 %arg2, i8 %val1, i8 %val2) nounwind {
30 %A = icmp eq i8 %arg1, %arg2
35 define i1 @icmp_eq_setcc_i8(i8 %arg1, i8 %arg2, i8 %val1, i8 %val2) nounwind {
37 %A = icmp eq i8 %arg1, %arg2
41 define i8 @icmp_eq_immed01_i8(i8 %arg1, i8 %val1, i8 %val2) nounwind {
43 %A = icmp eq i8 %arg1, 127
48 define i8 @icmp_eq_immed02_i8(i8 %arg1, i8 %val1, i8 %val2) nounwind {
50 %A = icmp eq i8 %arg1, -128
[all …]
|
| D | eqv.ll | 16 define <4 x i32> @equiv_v4i32_1(<4 x i32> %arg1, <4 x i32> %arg2) {
17 %A = and <4 x i32> %arg1, %arg2
18 %B = or <4 x i32> %arg1, %arg2
24 define <4 x i32> @equiv_v4i32_2(<4 x i32> %arg1, <4 x i32> %arg2) {
25 %B = or <4 x i32> %arg1, %arg2 ; <<4 x i32>> [#uses=1]
27 %A = and <4 x i32> %arg1, %arg2 ; <<4 x i32>> [#uses=1]
32 define <4 x i32> @equiv_v4i32_3(<4 x i32> %arg1, <4 x i32> %arg2) {
33 %B = or <4 x i32> %arg1, %arg2 ; <<4 x i32>> [#uses=1]
34 %A = and <4 x i32> %arg1, %arg2 ; <<4 x i32>> [#uses=1]
40 define <4 x i32> @equiv_v4i32_4(<4 x i32> %arg1, <4 x i32> %arg2) {
[all …]
|
| D | icmp64.ll | 14 ; $3 = %arg1, $4 = %arg2, $5 = %val1, $6 = %val2
15 ; $3 = %arg1, $4 = %val1, $5 = %val2
18 define i64 @icmp_eq_select_i64(i64 %arg1, i64 %arg2, i64 %val1, i64 %val2) nounwind {
20 %A = icmp eq i64 %arg1, %arg2
25 define i1 @icmp_eq_setcc_i64(i64 %arg1, i64 %arg2, i64 %val1, i64 %val2) nounwind {
27 %A = icmp eq i64 %arg1, %arg2
31 define i64 @icmp_ne_select_i64(i64 %arg1, i64 %arg2, i64 %val1, i64 %val2) nounwind {
33 %A = icmp ne i64 %arg1, %arg2
38 define i1 @icmp_ne_setcc_i64(i64 %arg1, i64 %arg2, i64 %val1, i64 %val2) nounwind {
40 %A = icmp ne i64 %arg1, %arg2
[all …]
|
| D | nand.ll | 9 define <4 x i32> @nand_v4i32_1(<4 x i32> %arg1, <4 x i32> %arg2) {
10 %A = and <4 x i32> %arg2, %arg1 ; <<4 x i32>> [#uses=1]
15 define <4 x i32> @nand_v4i32_2(<4 x i32> %arg1, <4 x i32> %arg2) {
16 %A = and <4 x i32> %arg1, %arg2 ; <<4 x i32>> [#uses=1]
21 define <8 x i16> @nand_v8i16_1(<8 x i16> %arg1, <8 x i16> %arg2) {
22 %A = and <8 x i16> %arg2, %arg1 ; <<8 x i16>> [#uses=1]
28 define <8 x i16> @nand_v8i16_2(<8 x i16> %arg1, <8 x i16> %arg2) {
29 %A = and <8 x i16> %arg1, %arg2 ; <<8 x i16>> [#uses=1]
35 define <16 x i8> @nand_v16i8_1(<16 x i8> %arg1, <16 x i8> %arg2) {
36 %A = and <16 x i8> %arg2, %arg1 ; <<16 x i8>> [#uses=1]
[all …]
|
| D | or_ops.ll | 13 define <4 x i32> @or_v4i32_1(<4 x i32> %arg1, <4 x i32> %arg2) {
14 %A = or <4 x i32> %arg1, %arg2
18 define <4 x i32> @or_v4i32_2(<4 x i32> %arg1, <4 x i32> %arg2) {
19 %A = or <4 x i32> %arg2, %arg1
23 define <8 x i16> @or_v8i16_1(<8 x i16> %arg1, <8 x i16> %arg2) {
24 %A = or <8 x i16> %arg1, %arg2
28 define <8 x i16> @or_v8i16_2(<8 x i16> %arg1, <8 x i16> %arg2) {
29 %A = or <8 x i16> %arg2, %arg1
33 define <16 x i8> @or_v16i8_1(<16 x i8> %arg1, <16 x i8> %arg2) {
34 %A = or <16 x i8> %arg2, %arg1
[all …]
|
| D | and_ops.ll | 12 define <4 x i32> @and_v4i32_1(<4 x i32> %arg1, <4 x i32> %arg2) {
13 %A = and <4 x i32> %arg1, %arg2
17 define <4 x i32> @and_v4i32_2(<4 x i32> %arg1, <4 x i32> %arg2) {
18 %A = and <4 x i32> %arg2, %arg1
22 define <8 x i16> @and_v8i16_1(<8 x i16> %arg1, <8 x i16> %arg2) {
23 %A = and <8 x i16> %arg1, %arg2
27 define <8 x i16> @and_v8i16_2(<8 x i16> %arg1, <8 x i16> %arg2) {
28 %A = and <8 x i16> %arg2, %arg1
32 define <16 x i8> @and_v16i8_1(<16 x i8> %arg1, <16 x i8> %arg2) {
33 %A = and <16 x i8> %arg2, %arg1
[all …]
|
| D | dp_farith.ll | 13 define double @fadd(double %arg1, double %arg2) {
14 %A = fadd double %arg1, %arg2
18 define <2 x double> @fadd_vec(<2 x double> %arg1, <2 x double> %arg2) {
19 %A = fadd <2 x double> %arg1, %arg2
23 define double @fsub(double %arg1, double %arg2) {
24 %A = fsub double %arg1, %arg2
28 define <2 x double> @fsub_vec(<2 x double> %arg1, <2 x double> %arg2) {
29 %A = fsub <2 x double> %arg1, %arg2
33 define double @fmul(double %arg1, double %arg2) {
34 %A = fmul double %arg1, %arg2
[all …]
|
| D | mul_ops.ll | 18 define <4 x i32> @mpy_v4i32_1(<4 x i32> %arg1, <4 x i32> %arg2) {
20 %A = mul <4 x i32> %arg1, %arg2
24 define <4 x i32> @mpy_v4i32_2(<4 x i32> %arg1, <4 x i32> %arg2) {
26 %A = mul <4 x i32> %arg2, %arg1
30 define <8 x i16> @mpy_v8i16_1(<8 x i16> %arg1, <8 x i16> %arg2) {
32 %A = mul <8 x i16> %arg1, %arg2
36 define <8 x i16> @mpy_v8i16_2(<8 x i16> %arg1, <8 x i16> %arg2) {
38 %A = mul <8 x i16> %arg2, %arg1
42 define <16 x i8> @mul_v16i8_1(<16 x i8> %arg1, <16 x i8> %arg2) {
44 %A = mul <16 x i8> %arg2, %arg1
[all …]
|
| /external/dng_sdk/source/ |
| D | dng_safe_arithmetic.cpp | 25 T SafeAdd(T arg1, T arg2) { in SafeAdd() argument
32 if ((arg1 >= 0 && arg2 <= std::numeric_limits<T>::max() - arg1) || in SafeAdd()
33 (arg1 < 0 && arg2 >= std::numeric_limits<T>::min() - arg1)) { in SafeAdd()
34 return arg1 + arg2; in SafeAdd()
45 T SafeUnsignedMult(T arg1, T arg2) { in SafeUnsignedMult() argument
46 if (arg1 == 0 || arg2 <= std::numeric_limits<T>::max() / arg1) { in SafeUnsignedMult()
47 return arg1 * arg2; in SafeUnsignedMult()
56 bool SafeInt32Add(std::int32_t arg1, std::int32_t arg2, std::int32_t *result) { in SafeInt32Add() argument
58 *result = SafeInt32Add(arg1, arg2); in SafeInt32Add()
65 std::int32_t SafeInt32Add(std::int32_t arg1, std::int32_t arg2) { in SafeInt32Add() argument
[all …]
|
| D | dng_safe_arithmetic.h | 40 bool SafeInt32Add(std::int32_t arg1, std::int32_t arg2, std::int32_t *result);
45 std::int32_t SafeInt32Add(std::int32_t arg1, std::int32_t arg2);
46 std::int64_t SafeInt64Add(std::int64_t arg1, std::int64_t arg2);
51 bool SafeUint32Add(std::uint32_t arg1, std::uint32_t arg2,
57 std::uint32_t SafeUint32Add(std::uint32_t arg1, std::uint32_t arg2);
58 std::uint64_t SafeUint64Add(std::uint64_t arg1, std::uint64_t arg2);
63 bool SafeInt32Sub(std::int32_t arg1, std::int32_t arg2, std::int32_t *result);
68 std::int32_t SafeInt32Sub(std::int32_t arg1, std::int32_t arg2);
73 std::uint32_t SafeUint32Sub(std::uint32_t arg1, std::uint32_t arg2);
78 std::int32_t SafeInt32Mult(std::int32_t arg1, std::int32_t arg2);
[all …]
|
| /external/mesa3d/src/glsl/builtins/ir/ |
| D | max.ir | 5 (declare (in) float arg1))
6 ((return (expression float max (var_ref arg0) (var_ref arg1)))))
11 (declare (in) vec2 arg1))
12 ((return (expression vec2 max (var_ref arg0) (var_ref arg1)))))
17 (declare (in) vec3 arg1))
18 ((return (expression vec3 max (var_ref arg0) (var_ref arg1)))))
23 (declare (in) vec4 arg1))
24 ((return (expression vec4 max (var_ref arg0) (var_ref arg1)))))
29 (declare (in) float arg1))
30 ((return (expression vec2 max (var_ref arg0) (var_ref arg1)))))
[all …]
|
| D | min.ir | 5 (declare (in) float arg1))
6 ((return (expression float min (var_ref arg0) (var_ref arg1)))))
11 (declare (in) vec2 arg1))
12 ((return (expression vec2 min (var_ref arg0) (var_ref arg1)))))
17 (declare (in) vec3 arg1))
18 ((return (expression vec3 min (var_ref arg0) (var_ref arg1)))))
23 (declare (in) vec4 arg1))
24 ((return (expression vec4 min (var_ref arg0) (var_ref arg1)))))
29 (declare (in) float arg1))
30 ((return (expression vec2 min (var_ref arg0) (var_ref arg1)))))
[all …]
|
| D | clamp.ir | 5 (declare (in) float arg1)
7 …eturn (expression float max (expression float min (var_ref arg0) (var_ref arg2)) (var_ref arg1)))))
12 (declare (in) vec2 arg1)
14 …(return (expression vec2 max (expression vec2 min (var_ref arg0) (var_ref arg2)) (var_ref arg1)))))
19 (declare (in) vec3 arg1)
21 …(return (expression vec3 max (expression vec3 min (var_ref arg0) (var_ref arg2)) (var_ref arg1)))))
26 (declare (in) vec4 arg1)
28 …(return (expression vec4 max (expression vec4 min (var_ref arg0) (var_ref arg2)) (var_ref arg1)))))
33 (declare (in) float arg1)
35 …(return (expression vec2 max (expression vec2 min (var_ref arg0) (var_ref arg2)) (var_ref arg1)))))
[all …]
|
| D | equal.ir | 5 (declare (in) vec2 arg1))
6 ((return (expression bvec2 == (var_ref arg0) (var_ref arg1)))))
11 (declare (in) vec3 arg1))
12 ((return (expression bvec3 == (var_ref arg0) (var_ref arg1)))))
17 (declare (in) vec4 arg1))
18 ((return (expression bvec4 == (var_ref arg0) (var_ref arg1)))))
23 (declare (in) bvec2 arg1))
24 ((return (expression bvec2 == (var_ref arg0) (var_ref arg1)))))
29 (declare (in) bvec3 arg1))
30 ((return (expression bvec3 == (var_ref arg0) (var_ref arg1)))))
[all …]
|
| D | notEqual.ir | 5 (declare (in) vec2 arg1))
6 ((return (expression bvec2 != (var_ref arg0) (var_ref arg1)))))
11 (declare (in) vec3 arg1))
12 ((return (expression bvec3 != (var_ref arg0) (var_ref arg1)))))
17 (declare (in) vec4 arg1))
18 ((return (expression bvec4 != (var_ref arg0) (var_ref arg1)))))
23 (declare (in) bvec2 arg1))
24 ((return (expression bvec2 != (var_ref arg0) (var_ref arg1)))))
29 (declare (in) bvec3 arg1))
30 ((return (expression bvec3 != (var_ref arg0) (var_ref arg1)))))
[all …]
|
| D | greaterThanEqual.ir | 5 (declare (in) vec2 arg1))
6 ((return (expression bvec2 >= (var_ref arg0) (var_ref arg1)))))
11 (declare (in) vec3 arg1))
12 ((return (expression bvec3 >= (var_ref arg0) (var_ref arg1)))))
17 (declare (in) vec4 arg1))
18 ((return (expression bvec4 >= (var_ref arg0) (var_ref arg1)))))
23 (declare (in) ivec2 arg1))
24 ((return (expression bvec2 >= (var_ref arg0) (var_ref arg1)))))
29 (declare (in) ivec3 arg1))
30 ((return (expression bvec3 >= (var_ref arg0) (var_ref arg1)))))
[all …]
|
| D | greaterThan.ir | 5 (declare (in) vec2 arg1))
6 ((return (expression bvec2 > (var_ref arg0) (var_ref arg1)))))
11 (declare (in) vec3 arg1))
12 ((return (expression bvec3 > (var_ref arg0) (var_ref arg1)))))
17 (declare (in) vec4 arg1))
18 ((return (expression bvec4 > (var_ref arg0) (var_ref arg1)))))
23 (declare (in) ivec2 arg1))
24 ((return (expression bvec2 > (var_ref arg0) (var_ref arg1)))))
29 (declare (in) ivec3 arg1))
30 ((return (expression bvec3 > (var_ref arg0) (var_ref arg1)))))
[all …]
|
| D | lessThan.ir | 5 (declare (in) vec2 arg1))
6 ((return (expression bvec2 < (var_ref arg0) (var_ref arg1)))))
11 (declare (in) vec3 arg1))
12 ((return (expression bvec3 < (var_ref arg0) (var_ref arg1)))))
17 (declare (in) vec4 arg1))
18 ((return (expression bvec4 < (var_ref arg0) (var_ref arg1)))))
23 (declare (in) ivec2 arg1))
24 ((return (expression bvec2 < (var_ref arg0) (var_ref arg1)))))
29 (declare (in) ivec3 arg1))
30 ((return (expression bvec3 < (var_ref arg0) (var_ref arg1)))))
[all …]
|
| D | lessThanEqual.ir | 5 (declare (in) vec2 arg1))
6 ((return (expression bvec2 <= (var_ref arg0) (var_ref arg1)))))
11 (declare (in) vec3 arg1))
12 ((return (expression bvec3 <= (var_ref arg0) (var_ref arg1)))))
17 (declare (in) vec4 arg1))
18 ((return (expression bvec4 <= (var_ref arg0) (var_ref arg1)))))
23 (declare (in) ivec2 arg1))
24 ((return (expression bvec2 <= (var_ref arg0) (var_ref arg1)))))
29 (declare (in) ivec3 arg1))
30 ((return (expression bvec3 <= (var_ref arg0) (var_ref arg1)))))
[all …]
|
| /external/ImageMagick/MagickWand/ |
| D | operation.c | 419 *arg1, in CLISettingOptionInfo() local
431 #define ArgOption(def) (IfSetOption?arg1:(const char *)(def)) in CLISettingOptionInfo()
441 arg1 = arg1n, in CLISettingOptionInfo()
453 arg1=InterpretImageProperties(_image_info,_image,arg1n,_exception); in CLISettingOptionInfo()
454 if (arg1 == (char *) NULL) { in CLISettingOptionInfo()
456 arg1=arg1n; /* use the given argument as is */ in CLISettingOptionInfo()
484 (void) ParseAffineGeometry(arg1,&_draw_info->affine,_exception); in CLISettingOptionInfo()
506 if (IfSetOption && (IsGeometry(arg1) == MagickFalse)) in CLISettingOptionInfo()
507 CLIWandExceptArgBreak(OptionError,"InvalidArgument",option,arg1); in CLISettingOptionInfo()
547 if (IfSetOption && (IsGeometry(arg1) == MagickFalse)) in CLISettingOptionInfo()
[all …]
|
| /external/netperf/src/ |
| D | netsh.c | 310 break_args(char *s, char *arg1, char *arg2) in break_args() argument
326 while ((*arg1++ = *s++) != '\0'); in break_args()
337 break_args_explicit_sep(char *s, int sep, char *arg1, char *arg2) in break_args_explicit_sep() argument
352 while ((*arg1++ = *s++) != '\0'); in break_args_explicit_sep()
361 break_args_explicit(char *s, char *arg1, char *arg2) in break_args_explicit() argument
364 break_args_explicit_sep(s, ',', arg1, arg2); in break_args_explicit()
443 char arg1[BUFSIZ],arg2[BUFSIZ]; in parse_direction() local
457 break_args_explicit_sep(direction_string,'|',arg1,arg2); in parse_direction()
463 if (arg1[0] == '\0') { in parse_direction()
466 else if ((strcasecmp(arg1,"xmit") == 0) || in parse_direction()
[all …]
|
| /external/valgrind/memcheck/tests/common/ |
| D | sh-mem-vec128.tmpl.c | 101 static void apply ( void(*fn)(U4,Bool), U4 arg1, Bool arg2 ) in apply() argument
103 switch (arg1 & (32-1)) { in apply()
104 case 0: CFENCE; fn(arg1, arg2); CFENCE; break; in apply()
105 case 1: CFENCE; fn(arg1, arg2); CFENCE; break; in apply()
106 case 2: CFENCE; fn(arg1, arg2); CFENCE; break; in apply()
107 case 3: CFENCE; fn(arg1, arg2); CFENCE; break; in apply()
108 case 4: CFENCE; fn(arg1, arg2); CFENCE; break; in apply()
109 case 5: CFENCE; fn(arg1, arg2); CFENCE; break; in apply()
110 case 6: CFENCE; fn(arg1, arg2); CFENCE; break; in apply()
111 case 7: CFENCE; fn(arg1, arg2); CFENCE; break; in apply()
[all …]
|