Searched refs:ds_read2st64_b32 (Results 1 – 5 of 5) sorted by relevance
/external/llvm/test/CodeGen/AMDGPU/ |
D | ds_read2st64.ll | 8 ; SI: ds_read2st64_b32 v{{\[}}[[LO_VREG:[0-9]+]]:[[HI_VREG:[0-9]+]]{{\]}}, v{{[0-9]+}} offset1:1 27 ; SI: ds_read2st64_b32 v{{\[}}[[LO_VREG:[0-9]+]]:[[HI_VREG:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:1 of… 47 ; SI: ds_read2st64_b32 v{{\[}}[[LO_VREG:[0-9]+]]:[[HI_VREG:[0-9]+]]{{\]}}, v{{[0-9]+}} offset0:255 … 67 ; SI-NOT: ds_read2st64_b32 87 ; SI-NOT: ds_read2st64_b32 103 ; SI-NOT: ds_read2st64_b32
|
D | shl_add_ptr.ll | 74 ; SI-NEXT: ds_read2st64_b32 {{v\[[0-9]+:[0-9]+\]}}, [[PTR]] offset0:1 offset1:9
|
/external/llvm/test/MC/AMDGPU/ |
D | ds.s | 253 ds_read2st64_b32 v[8:9], v2 label
|
/external/llvm/test/MC/Disassembler/AMDGPU/ |
D | ds_vi.txt | 174 # VI: ds_read2st64_b32 v[8:9], v2 ; encoding: [0x00,0x00,0x70,0xd8,0x02,0x00,0x00,0x08]
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 834 defm DS_READ2ST64_B32 : DS_1A_Off8_RET <0x38, "ds_read2st64_b32", VReg_64>;
|