Searched refs:ds_wrxchg_rtn_b32 (Results 1 – 5 of 5) sorted by relevance
/external/llvm/test/CodeGen/AMDGPU/ |
D | local-atomics.ll | 11 ; GCN: ds_wrxchg_rtn_b32 [[RESULT:v[0-9]+]], [[VPTR]], [[DATA]] 22 ; GCN: ds_wrxchg_rtn_b32 v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}} offset:16 311 ; GCN: ds_wrxchg_rtn_b32 [[RESULT:v[0-9]+]], [[VPTR]], [[DATA]] 319 ; GCN: ds_wrxchg_rtn_b32 v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}} offset:16
|
D | shl_add_ptr.ll | 135 ; SI: ds_wrxchg_rtn_b32 {{v[0-9]+}}, [[PTR]], {{v[0-9]+}} offset:8
|
/external/llvm/test/MC/AMDGPU/ |
D | ds.s | 213 ds_wrxchg_rtn_b32 v8, v2, v4 label
|
/external/llvm/test/MC/Disassembler/AMDGPU/ |
D | ds_vi.txt | 144 # VI: ds_wrxchg_rtn_b32 v8, v2, v4 ; encoding: [0x00,0x00,0x5a,0xd8,0x02,0x04,0x00,0x08]
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 815 defm DS_WRXCHG_RTN_B32 : DS_1A1D_RET <0x2d, "ds_wrxchg_rtn_b32", VGPR_32>;
|