/external/llvm/test/MC/Mips/ |
D | micromips-fpu-instructions.s | 12 # CHECK-EL: add.s $f4, $f6, $f8 # encoding: [0x06,0x55,0x30,0x20] 13 # CHECK-EL: add.d $f4, $f6, $f8 # encoding: [0x06,0x55,0x30,0x21] 14 # CHECK-EL: div.s $f4, $f6, $f8 # encoding: [0x06,0x55,0xf0,0x20] 15 # CHECK-EL: div.d $f4, $f6, $f8 # encoding: [0x06,0x55,0xf0,0x21] 16 # CHECK-EL: mul.s $f4, $f6, $f8 # encoding: [0x06,0x55,0xb0,0x20] 17 # CHECK-EL: mul.d $f4, $f6, $f8 # encoding: [0x06,0x55,0xb0,0x21] 18 # CHECK-EL: sub.s $f4, $f6, $f8 # encoding: [0x06,0x55,0x70,0x20] 19 # CHECK-EL: sub.d $f4, $f6, $f8 # encoding: [0x06,0x55,0x70,0x21] 30 # CHECK-EL: ceil.w.s $f6, $f8 # encoding: [0xc8,0x54,0x3b,0x1b] 31 # CHECK-EL: ceil.w.d $f6, $f8 # encoding: [0xc8,0x54,0x3b,0x5b] [all …]
|
D | mips-fpu-instructions.s | 10 # CHECK: abs.s $f6, $f7 # encoding: [0x85,0x39,0x00,0x46] 12 # CHECK: add.s $f9, $f6, $f7 # encoding: [0x40,0x32,0x07,0x46] 14 # CHECK: floor.w.s $f6, $f7 # encoding: [0x8f,0x39,0x00,0x46] 16 # CHECK: ceil.w.s $f6, $f7 # encoding: [0x8e,0x39,0x00,0x46] 18 # CHECK: mul.s $f9, $f6, $f7 # encoding: [0x42,0x32,0x07,0x46] 20 # CHECK: neg.s $f6, $f7 # encoding: [0x87,0x39,0x00,0x46] 22 # CHECK: round.w.s $f6, $f7 # encoding: [0x8c,0x39,0x00,0x46] 24 # CHECK: sqrt.s $f6, $f7 # encoding: [0x84,0x39,0x00,0x46] 26 # CHECK: sub.s $f9, $f6, $f7 # encoding: [0x41,0x32,0x07,0x46] 28 # CHECK: trunc.w.s $f6, $f7 # encoding: [0x8d,0x39,0x00,0x46] [all …]
|
D | mips_directives.s | 54 .set f6,$f6 define 55 # CHECK: abs.s $f6, $f7 # encoding: [0x46,0x00,0x39,0x85] 58 abs.s f6,FPU_MASK 64 # CHECK: lwxc1 $f6, $2($5) # encoding: [0x4c,0xa2,0x01,0x80] 68 lwxc1 $f6, $2($5)
|
/external/valgrind/none/tests/mips32/ |
D | MoveIns.c | 289 TESTINSNMOVE("mfc1 $t7, $f6", 24, f6, t7); in main() 318 TESTINSNMOVEt("mtc1 $t7, $f6", 24, f6, t7); in main() 347 TESTINSNMOVE1s("mov.s $f5, $f6", 24, f5, f6); in main() 348 TESTINSNMOVE1s("mov.s $f6, $f7", 28, f6, f7); in main() 375 TESTINSNMOVE1d("mov.d $f4, $f6", 40, f4, f6); in main() 376 TESTINSNMOVE1d("mov.d $f4, $f6", 48, f4, f6); in main() 377 TESTINSNMOVE1d("mov.d $f6, $f8", 56, f6, f8); in main() 378 TESTINSNMOVE1d("mov.d $f6, $f8", 64, f6, f8); in main() 417 TESTINSNMOVE2s("movf.s $f4, $f6, $fcc0", f4, f6, 1, 0); in main() 418 TESTINSNMOVE2s("movf.s $f4, $f6, $fcc0", f4, f6, 1, 4); in main() [all …]
|
D | MoveIns.stdout.exp-BE | 8 mfc1 $t7, $f6 :: fs 0.000000, rt 0x252a2e2b 36 mtc1 $t7, $f6 :: fs 0.000000, rt 0x252a2e2b 64 mov.s $f5, $f6 :: fs 1000000000.000000, rt 0x4e6e6b28 65 mov.s $f6, $f7 :: fs -5786.470215, rt 0xc5b4d3c3 91 mov.d $f4, $f6 ::fs 0.000000, rt 0xc872bcb1 92 mov.d $f4, $f6 ::fs -97892595594330935155564225983676416.000000, rt 0x43e41fde 93 mov.d $f6, $f8 ::fs 12885895398.356678, rt 0x4732da7a 94 mov.d $f6, $f8 ::fs 499539571012599806217935122808662584365932347392.000000, rt 0x42d60000 131 movf.s $f4, $f6, $fcc0 :: out: 456.248962, cc: 1 132 movf.s $f4, $f6, $fcc0 :: out: 456.248962, cc: 1 [all …]
|
/external/valgrind/none/tests/mips64/ |
D | move_instructions.c | 210 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 1, 0); in main() 211 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 1, 8); in main() 212 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 1, 16); in main() 213 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 1, 24); in main() 214 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 1, 32) in main() 215 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 1, 40) in main() 216 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 1, 48) in main() 217 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 1, 56) in main() 218 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 0, 0); in main() 219 TEST3("movf.s $f4, $f6, $fcc0", f4, f6, 0, 8); in main() [all …]
|
/external/mesa3d/src/mesa/sparc/ |
D | norm.S | 63 fmuls %f1, M5, %f6 ! FGM Group 68 fmuls %f2, M6, %f0 ! FGM Group f6 available 69 fadds %f5, %f6, %f5 ! FGA 79 fmuls %f3, %f3, %f6 ! FGM Group f3 available 82 fadds %f6, %f8, %f6 ! FGA Group 2cyc stall f6,f8 available 83 fadds %f6, %f10, %f6 ! FGA Group 4cyc stall f6,f10 available 86 fsqrts %f6, %f6 ! FDIV 20 cycles 87 fdivs %f12, %f6, %f6 ! FDIV 14 cycles 89 fmuls %f3, %f6, %f3 91 fmuls %f5, %f6, %f5 [all …]
|
D | xform.S | 256 fadds %f5, M12, %f6 ! FGA 257 st %f6, [%g2 + 0x10] ! LSU Group 305 fmuls %f4, M1, %f6 ! FGM 313 fadds %f6, M13, %f6 ! FGA Group, f6 available 314 st %f6, [%g2 + 0x14] ! LSU 465 fmuls %f1, M4, %f6 ! FGM 472 fadds %f2, %f6, %f2 ! FGA Group f6 available 542 fmuls %f1, M4, %f6 ! FGM 552 fadds %f2, %f6, %f2 ! FGA Group f3, f11 available 573 fmuls %f1, M4, %f6 ! FGM Group [all …]
|
/external/llvm/test/MC/Disassembler/Mips/mips32/ |
D | valid-mips32-el.txt | 3 0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7 6 0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7 26 0x32 0x30 0x07 0x46 # CHECK: c.eq.s $f6, $f7 28 0x30 0x30 0x07 0x46 # CHECK: c.f.s $f6, $f7 30 0x3e 0x30 0x07 0x46 # CHECK: c.le.s $f6, $f7 32 0x3c 0x30 0x07 0x46 # CHECK: c.lt.s $f6, $f7 34 0x3d 0x30 0x07 0x46 # CHECK: c.nge.s $f6, $f7 36 0x3b 0x30 0x07 0x46 # CHECK: c.ngl.s $f6, $f7 38 0x39 0x30 0x07 0x46 # CHECK: c.ngle.s $f6, $f7 40 0x3f 0x30 0x07 0x46 # CHECK: c.ngt.s $f6, $f7 [all …]
|
D | valid-mips32.txt | 176 0x46 0x00 0x39 0x84 # CHECK: sqrt.s $f6, $f7 177 0x46 0x00 0x39 0x85 # CHECK: abs.s $f6, $f7 178 0x46 0x00 0x39 0x86 # CHECK: mov.s $f6, $f7 179 0x46 0x00 0x39 0x87 # CHECK: neg.s $f6, $f7 180 0x46 0x00 0x39 0x8c # CHECK: round.w.s $f6, $f7 181 0x46 0x00 0x39 0x8d # CHECK: trunc.w.s $f6, $f7 182 0x46 0x00 0x39 0x8e # CHECK: ceil.w.s $f6, $f7 183 0x46 0x00 0x39 0x8f # CHECK: floor.w.s $f6, $f7 184 0x46 0x00 0x39 0xa1 # CHECK: cvt.d.s $f6, $f7 185 0x46 0x00 0x39 0xa4 # CHECK: cvt.w.s $f6, $f7 [all …]
|
/external/webrtc/webrtc/modules/audio_processing/aec/ |
D | aec_rdft_mips.c | 272 float f0, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11, f12, f13, f14; in cft1st_128_mips() local 510 [f4] "=&f" (f4), [f5] "=&f" (f5), [f6] "=&f" (f6), [f7] "=&f" (f7), in cft1st_128_mips() 521 float f0, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11, f12, f13, f14; in cftmdl_128_mips() local 566 [f4] "=&f" (f4), [f5] "=&f" (f5), [f6] "=&f" (f6), [f7] "=&f" (f7), in cftmdl_128_mips() 623 [f4] "=&f" (f4), [f5] "=&f" (f5), [f6] "=&f" (f6), [f7] "=&f" (f7), in cftmdl_128_mips() 711 [f4] "=&f" (f4), [f5] "=&f" (f5), [f6] "=&f" (f6), [f7] "=&f" (f7), in cftmdl_128_mips() 798 [f4] "=&f" (f4), [f5] "=&f" (f5), [f6] "=&f" (f6), [f7] "=&f" (f7), in cftmdl_128_mips() 807 float f0, f1, f2, f3, f4, f5, f6, f7, f8; in cftfsub_128_mips() local 856 [f4] "=&f" (f4), [f5] "=&f" (f5), [f6] "=&f" (f6), [f7] "=&f" (f7), in cftfsub_128_mips() 865 float f0, f1, f2, f3, f4, f5, f6, f7, f8; in cftbsub_128_mips() local [all …]
|
/external/llvm/test/MC/Disassembler/Mips/mips32r2/ |
D | valid-mips32r2-el.txt | 6 0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7 9 0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7 27 0x32 0x30 0x07 0x46 # CHECK: c.eq.s $f6, $f7 29 0x30 0x30 0x07 0x46 # CHECK: c.f.s $f6, $f7 31 0x3e 0x30 0x07 0x46 # CHECK: c.le.s $f6, $f7 33 0x3c 0x30 0x07 0x46 # CHECK: c.lt.s $f6, $f7 35 0x3d 0x30 0x07 0x46 # CHECK: c.nge.s $f6, $f7 37 0x3b 0x30 0x07 0x46 # CHECK: c.ngl.s $f6, $f7 39 0x39 0x30 0x07 0x46 # CHECK: c.ngle.s $f6, $f7 41 0x3f 0x30 0x07 0x46 # CHECK: c.ngt.s $f6, $f7 [all …]
|
D | valid-mips32r2.txt | 188 0x46 0x00 0x39 0x84 # CHECK: sqrt.s $f6, $f7 189 0x46 0x00 0x39 0x85 # CHECK: abs.s $f6, $f7 190 0x46 0x00 0x39 0x86 # CHECK: mov.s $f6, $f7 191 0x46 0x00 0x39 0x87 # CHECK: neg.s $f6, $f7 192 0x46 0x00 0x39 0x8c # CHECK: round.w.s $f6, $f7 193 0x46 0x00 0x39 0x8d # CHECK: trunc.w.s $f6, $f7 194 0x46 0x00 0x39 0x8e # CHECK: ceil.w.s $f6, $f7 195 0x46 0x00 0x39 0x8f # CHECK: floor.w.s $f6, $f7 196 0x46 0x00 0x39 0xa1 # CHECK: cvt.d.s $f6, $f7 197 0x46 0x00 0x39 0xa4 # CHECK: cvt.w.s $f6, $f7 [all …]
|
/external/llvm/test/MC/Disassembler/Mips/mips32r3/ |
D | valid-mips32r3-el.txt | 3 0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7 6 0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7 24 0x32 0x30 0x07 0x46 # CHECK: c.eq.s $f6, $f7 26 0x30 0x30 0x07 0x46 # CHECK: c.f.s $f6, $f7 28 0x3e 0x30 0x07 0x46 # CHECK: c.le.s $f6, $f7 30 0x3c 0x30 0x07 0x46 # CHECK: c.lt.s $f6, $f7 32 0x3d 0x30 0x07 0x46 # CHECK: c.nge.s $f6, $f7 34 0x3b 0x30 0x07 0x46 # CHECK: c.ngl.s $f6, $f7 36 0x39 0x30 0x07 0x46 # CHECK: c.ngle.s $f6, $f7 38 0x3f 0x30 0x07 0x46 # CHECK: c.ngt.s $f6, $f7 [all …]
|
D | valid-mips32r3.txt | 185 0x46 0x00 0x39 0x84 # CHECK: sqrt.s $f6, $f7 186 0x46 0x00 0x39 0x85 # CHECK: abs.s $f6, $f7 187 0x46 0x00 0x39 0x86 # CHECK: mov.s $f6, $f7 188 0x46 0x00 0x39 0x87 # CHECK: neg.s $f6, $f7 189 0x46 0x00 0x39 0x8c # CHECK: round.w.s $f6, $f7 190 0x46 0x00 0x39 0x8d # CHECK: trunc.w.s $f6, $f7 191 0x46 0x00 0x39 0x8e # CHECK: ceil.w.s $f6, $f7 192 0x46 0x00 0x39 0x8f # CHECK: floor.w.s $f6, $f7 193 0x46 0x00 0x39 0xa1 # CHECK: cvt.d.s $f6, $f7 194 0x46 0x00 0x39 0xa4 # CHECK: cvt.w.s $f6, $f7 [all …]
|
/external/llvm/test/MC/Disassembler/Mips/mips32r5/ |
D | valid-mips32r5-el.txt | 3 0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7 6 0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7 24 0x32 0x30 0x07 0x46 # CHECK: c.eq.s $f6, $f7 26 0x30 0x30 0x07 0x46 # CHECK: c.f.s $f6, $f7 28 0x3e 0x30 0x07 0x46 # CHECK: c.le.s $f6, $f7 30 0x3c 0x30 0x07 0x46 # CHECK: c.lt.s $f6, $f7 32 0x3d 0x30 0x07 0x46 # CHECK: c.nge.s $f6, $f7 34 0x3b 0x30 0x07 0x46 # CHECK: c.ngl.s $f6, $f7 36 0x39 0x30 0x07 0x46 # CHECK: c.ngle.s $f6, $f7 38 0x3f 0x30 0x07 0x46 # CHECK: c.ngt.s $f6, $f7 [all …]
|
D | valid-mips32r5.txt | 185 0x46 0x00 0x39 0x84 # CHECK: sqrt.s $f6, $f7 186 0x46 0x00 0x39 0x85 # CHECK: abs.s $f6, $f7 187 0x46 0x00 0x39 0x86 # CHECK: mov.s $f6, $f7 188 0x46 0x00 0x39 0x87 # CHECK: neg.s $f6, $f7 189 0x46 0x00 0x39 0x8c # CHECK: round.w.s $f6, $f7 190 0x46 0x00 0x39 0x8d # CHECK: trunc.w.s $f6, $f7 191 0x46 0x00 0x39 0x8e # CHECK: ceil.w.s $f6, $f7 192 0x46 0x00 0x39 0x8f # CHECK: floor.w.s $f6, $f7 193 0x46 0x00 0x39 0xa1 # CHECK: cvt.d.s $f6, $f7 194 0x46 0x00 0x39 0xa4 # CHECK: cvt.w.s $f6, $f7 [all …]
|
/external/llvm/test/MC/Disassembler/Mips/mips64r3/ |
D | valid-mips64r3-el.txt | 4 0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7 7 0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7 25 0x32 0x30 0x07 0x46 # CHECK: c.eq.s $f6, $f7 27 0x30 0x30 0x07 0x46 # CHECK: c.f.s $f6, $f7 29 0x3e 0x30 0x07 0x46 # CHECK: c.le.s $f6, $f7 31 0x3c 0x30 0x07 0x46 # CHECK: c.lt.s $f6, $f7 33 0x3d 0x30 0x07 0x46 # CHECK: c.nge.s $f6, $f7 35 0x3b 0x30 0x07 0x46 # CHECK: c.ngl.s $f6, $f7 37 0x39 0x30 0x07 0x46 # CHECK: c.ngle.s $f6, $f7 39 0x3f 0x30 0x07 0x46 # CHECK: c.ngt.s $f6, $f7 [all …]
|
/external/llvm/test/MC/Disassembler/Mips/mips64r5/ |
D | valid-mips64r5-el.txt | 4 0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7 7 0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7 25 0x32 0x30 0x07 0x46 # CHECK: c.eq.s $f6, $f7 27 0x30 0x30 0x07 0x46 # CHECK: c.f.s $f6, $f7 29 0x3e 0x30 0x07 0x46 # CHECK: c.le.s $f6, $f7 31 0x3c 0x30 0x07 0x46 # CHECK: c.lt.s $f6, $f7 33 0x3d 0x30 0x07 0x46 # CHECK: c.nge.s $f6, $f7 35 0x3b 0x30 0x07 0x46 # CHECK: c.ngl.s $f6, $f7 37 0x39 0x30 0x07 0x46 # CHECK: c.ngle.s $f6, $f7 39 0x3f 0x30 0x07 0x46 # CHECK: c.ngt.s $f6, $f7 [all …]
|
/external/llvm/test/MC/Disassembler/Mips/mips64/ |
D | valid-mips64-el.txt | 3 0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7 6 0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7 24 0x32 0x30 0x07 0x46 # CHECK: c.eq.s $f6, $f7 26 0x30 0x30 0x07 0x46 # CHECK: c.f.s $f6, $f7 28 0x3e 0x30 0x07 0x46 # CHECK: c.le.s $f6, $f7 30 0x3c 0x30 0x07 0x46 # CHECK: c.lt.s $f6, $f7 32 0x3d 0x30 0x07 0x46 # CHECK: c.nge.s $f6, $f7 34 0x3b 0x30 0x07 0x46 # CHECK: c.ngl.s $f6, $f7 36 0x39 0x30 0x07 0x46 # CHECK: c.ngle.s $f6, $f7 38 0x3f 0x30 0x07 0x46 # CHECK: c.ngt.s $f6, $f7 [all …]
|
/external/llvm/test/MC/Disassembler/Mips/mips64r2/ |
D | valid-mips64r2-el.txt | 7 0x85 0x39 0x00 0x46 # CHECK: abs.s $f6, $f7 10 0x40 0x32 0x07 0x46 # CHECK: add.s $f9, $f6, $f7 28 0x32 0x30 0x07 0x46 # CHECK: c.eq.s $f6, $f7 30 0x30 0x30 0x07 0x46 # CHECK: c.f.s $f6, $f7 32 0x3e 0x30 0x07 0x46 # CHECK: c.le.s $f6, $f7 34 0x3c 0x30 0x07 0x46 # CHECK: c.lt.s $f6, $f7 36 0x3d 0x30 0x07 0x46 # CHECK: c.nge.s $f6, $f7 38 0x3b 0x30 0x07 0x46 # CHECK: c.ngl.s $f6, $f7 40 0x39 0x30 0x07 0x46 # CHECK: c.ngle.s $f6, $f7 42 0x3f 0x30 0x07 0x46 # CHECK: c.ngt.s $f6, $f7 [all …]
|
/external/syslinux/bios/utils/ |
D | isohybrid.pl | 262 bb aa 55 31 c9 30 f6 f9 cd 13 72 16 81 fb 55 aa 75 10 83 e1 1 74 b 66 c7 6 268 1 6a 10 89 e6 66 f7 36 e8 7b c0 e4 6 88 e1 88 c5 92 f6 36 ee 7b 88 c6 8 e1 279 b4 41 bb aa 55 31 c9 30 f6 f9 cd 13 72 16 81 fb 55 aa 75 10 83 e1 1 74 b 66 285 6a 1 6a 10 89 e6 66 f7 36 e8 7b c0 e4 6 88 e1 88 c5 92 f6 36 ee 7b 88 c6 8 296 b9 0 1 f3 a5 ea 57 6 0 0 52 b4 41 bb aa 55 31 c9 30 f6 f9 cd 13 72 16 81 fb 303 e1 88 c5 92 f6 36 ee 7b 88 c6 8 e1 41 b8 1 2 8a 16 f2 7b cd 13 8d 64 10 66 311 90 90 90 90 90 90 90 33 ed fa 8e d5 bc 0 7c fb fc 66 31 db 66 31 c9 21 f6 312 74 26 f6 4 7f 75 21 38 4c 4 74 1c 66 3d 21 47 50 58 75 10 80 7c 4 ed 75 a 314 0 7c bf 0 6 b9 0 1 f3 a5 ea 75 6 0 0 52 b4 41 bb aa 55 31 c9 30 f6 f9 cd 13 321 e4 6 88 e1 88 c5 92 f6 36 ee 7b 88 c6 8 e1 41 b8 1 2 8a 16 f2 7b cd 13 8d [all …]
|
/external/eigen/unsupported/test/ |
D | alignedvector3.cpp | 64 FastType f6 = RefType::Zero(); in alignedvector3() local 66 VERIFY_IS_APPROX(f6,f7); in alignedvector3() 67 f6 = r4+r1; in alignedvector3() 68 VERIFY_IS_APPROX(f6,r4+r1); in alignedvector3() 69 f6 -= Scalar(2)*r4; in alignedvector3() 70 VERIFY_IS_APPROX(f6,r1-r4); in alignedvector3()
|
/external/libmojo/mojo/public/js/ |
D | struct_unittests.js | 96 expect(s.f6).toEqual(10); 121 f6: new Map([[0, 0], [1, 32768], [2, 0xFFFF]]), // map<uint32, uint32> property 135 expect(decodedStruct.f6).toEqual(mapFieldsStruct.f6); 158 f6: new Map([["a", null]]), property 177 expect(decodedStruct.f6).toEqual(mapFieldsStruct.f6); 193 expect(decodedStruct.f6).toEqual(testStructs.FloatNumberValues.V6); 207 expect(decodedStruct.f6).toEqual(testStructs.IntegerNumberValues.V6); 232 expect(decodedStruct.f6).toEqual(testStructs.UnsignedNumberValues.V6); 256 f6: [[true, false], [true, false], [true, false]], property 265 expect(decodedStruct.f6).toEqual(bitArraysStruct.f6);
|
/external/boringssl/src/ssl/test/runner/curve25519/ |
D | curve25519.go | 289 f6 := f[6] 377 f6g0 := int64(f6) * int64(g0) 378 f6g1 := int64(f6) * int64(g1) 379 f6g2 := int64(f6) * int64(g2) 380 f6g3 := int64(f6) * int64(g3) 381 f6g4_19 := int64(f6) * int64(g4_19) 382 f6g5_19 := int64(f6) * int64(g5_19) 383 f6g6_19 := int64(f6) * int64(g6_19) 384 f6g7_19 := int64(f6) * int64(g7_19) 385 f6g8_19 := int64(f6) * int64(g8_19) [all …]
|