/external/llvm/test/MC/AArch64/ |
D | neon-scalar-by-elem-mla.s | 6 fmla h0, h1, v1.h[5] 7 fmla s0, s1, v1.s[0] 8 fmla s30, s11, v1.s[1] 9 fmla s4, s5, v7.s[2] 10 fmla s16, s22, v16.s[3] 11 fmla d0, d1, v1.d[0] define 12 fmla d30, d11, v1.d[1]
|
D | neon-mla-mls-instructions.s | 43 fmla v0.4h, v1.4h, v2.4h 44 fmla v0.8h, v1.8h, v2.8h 45 fmla v0.2s, v1.2s, v2.2s 46 fmla v0.4s, v1.4s, v2.4s 47 fmla v0.2d, v1.2d, v2.2d
|
D | fullfp16-diagnostics.s | 4 fmla v0.4h, v1.4h, v16.h[3] 5 fmla v2.8h, v3.8h, v17.h[6] 44 fmla h0, h1, v16.h[3] 45 fmla h2, h3, v17.h[6]
|
D | noneon-diagnostics.s | 4 fmla v3.4s, v12.4s, v17.4s 5 fmla v1.2d, v30.2d, v20.2d 6 fmla v9.2s, v9.2s, v0.2s
|
D | neon-2velem.s | 49 fmla v0.4h, v1.4h, v2.h[2] 50 fmla v3.8h, v8.8h, v2.h[1] 51 fmla v0.2s, v1.2s, v2.s[2] 52 fmla v0.2s, v1.2s, v22.s[2] 53 fmla v3.4s, v8.4s, v2.s[1] 54 fmla v3.4s, v8.4s, v22.s[3] 55 fmla v0.2d, v1.2d, v2.d[1] 56 fmla v0.2d, v1.2d, v22.d[1]
|
D | fullfp16-neon-neg.s | 54 fmla v0.4h, v1.4h, v2.h[2] 56 fmla v3.8h, v8.8h, v2.h[1] 208 fmla v0.4h, v1.4h, v2.4h 210 fmla v0.8h, v1.8h, v2.8h 218 fmla h0, h1, v1.h[5]
|
D | arm64-diagno-predicate.s | 10 fmla v9.2s, v9.2s, v0.2s
|
D | arm64-advsimd.s | 325 fmla.2s v0, v0, v0 395 ; CHECK: fmla.2s v0, v0, v0 ; encoding: [0x00,0xcc,0x20,0x0e] 460 fmla.4h v0, v0, v0 485 ; CHECK: fmla.4h v0, v0, v0 ; encoding: [0x00,0x0c,0x40,0x0e] 510 fmla.8h v0, v0, v0 535 ; CHECK: fmla.8h v0, v0, v0 ; encoding: [0x00,0x0c,0x40,0x4e] 1134 fmla.s s0, s0, v0[3] 1135 fmla.d d0, d0, v0[1] 1152 ; CHECK: fmla.s s0, s0, v0[3] ; encoding: [0x00,0x18,0xa0,0x5f] 1153 ; CHECK: fmla.d d0, d0, v0[1] ; encoding: [0x00,0x18,0xc0,0x5f] [all …]
|
D | neon-diagnostics.s | 128 fmla v0.2s, v1.2d, v2.2d 3017 fmla v0.4h, v1.4h, v2.h[2] 3018 fmla v0.8h, v1.8h, v2.h[2] 3019 fmla v0.2s, v1.2s, v2.s[4] 3020 fmla v0.2s, v1.2s, v22.s[4] 3021 fmla v3.4s, v8.4s, v2.s[4] 3022 fmla v3.4s, v8.4s, v22.s[4] 3023 fmla v0.2d, v1.2d, v2.d[2] 3024 fmla v0.2d, v1.2d, v22.d[2] 6914 fmla b0, b1, v1.b[0] [all …]
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-fmuladd.ll | 16 ;CHECK: fmla.2s 17 ;CHECK-NOT: fmla.2s 27 ;CHECK: fmla.4s 28 ;CHECK-NOT: fmla.4s 38 ;CHECK: fmla.4s 39 ;CHECK: fmla.4s 40 ;CHECK-NOT: fmla.4s 61 ;CHECK: fmla.2d 62 ;CHECK-NOT: fmla.2d 72 ;CHECK: fmla.2d [all …]
|
D | neon-fma.ll | 4 ;CHECK: fmla {{v[0-9]+}}.2s, {{v[0-9]+}}.2s, {{v[0-9]+}}.2s 11 ;CHECK: fmla {{v[0-9]+}}.4s, {{v[0-9]+}}.4s, {{v[0-9]+}}.4s 18 ;CHECK: fmla {{v[0-9]+}}.2d, {{v[0-9]+}}.2d, {{v[0-9]+}}.2d 54 ;CHECK: fmla {{v[0-9]+}}.2s, {{v[0-9]+}}.2s, {{v[0-9]+}}.2s 60 ;CHECK: fmla {{v[0-9]+}}.4s, {{v[0-9]+}}.4s, {{v[0-9]+}}.4s 66 ;CHECK: fmla {{v[0-9]+}}.2d, {{v[0-9]+}}.2d, {{v[0-9]+}}.2d 97 ;CHECK: fmla {{v[0-9]+}}.2s, {{v[0-9]+}}.2s, {{v[0-9]+}}.2s 103 ;CHECK: fmla {{v[0-9]+}}.4s, {{v[0-9]+}}.4s, {{v[0-9]+}}.4s 109 ;CHECK: fmla {{v[0-9]+}}.2d, {{v[0-9]+}}.2d, {{v[0-9]+}}.2d 118 ;CHECK-NOT: fmla {{v[0-9]+}}.2s, {{v[0-9]+}}.2s, {{v[0-9]+}}.2s
|
D | neon-scalar-by-elem-fma.ll | 8 ; CHECK: fmla {{s[0-9]+}}, {{s[0-9]+}}, {{v[0-9]+}}.s[3] 16 ; CHECK: fmla {{s[0-9]+}}, {{s[0-9]+}}, {{v[0-9]+}}.s[3] 24 ; CHECK: fmla {{s[0-9]+}}, {{s[0-9]+}}, {{v[0-9]+}}.s[1] 32 ; CHECK: {{fmla d[0-9]+, d[0-9]+, v[0-9]+.d\[0]|fmadd d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+}} 40 ; CHECK: fmla {{d[0-9]+}}, {{d[0-9]+}}, {{v[0-9]+}}.d[1] 48 ; CHECK: fmla {{d[0-9]+}}, {{d[0-9]+}}, {{v[0-9]+}}.d[1]
|
D | arm64-fma-combines.ll | 18 ; CHECK: fmla.2d {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} 19 ; CHECK: fmla.2d {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}[0] 20 ; CHECK: fmla.d {{d[0-9]+}}, {{d[0-9]+}}, {{v[0-9]+}}[0] 61 ; CHECK: fmla.2s {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} 62 ; CHECK: fmla.2s {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}[0] 63 ; CHECK: fmla.s {{s[0-9]+}}, {{s[0-9]+}}, {{v[0-9]+}}[0] 104 ; CHECK: fmla.4s {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}} 105 ; CHECK: fmla.4s {{v[0-9]+}}, {{v[0-9]+}}, {{v[0-9]+}}[0]
|
D | arm64-neon-2velem.ll | 383 ; CHECK: fmla {{v[0-9]+}}.2s, {{v[0-9]+}}.2s, {{v[0-9]+}}.s[1] 395 ; CHECK: fmla {{v[0-9]+}}.4s, {{v[0-9]+}}.4s, {{v[0-9]+}}.s[1] 407 ; CHECK: fmla {{v[0-9]+}}.2s, {{v[0-9]+}}.2s, {{v[0-9]+}}.s[3] 417 ; CHECK: fmla {{v[0-9]+}}.4s, {{v[0-9]+}}.4s, {{v[0-9]+}}.s[3] 471 ; CHECK: fmla {{v[0-9]+}}.2d, {{v[0-9]+}}.2d, {{v[0-9]+}}.d[0] 483 ; CHECK: fmla {{v[0-9]+}}.2d, {{v[0-9]+}}.2d, {{v[0-9]+}}.d[1] 515 ; CHECK: fmla {{s[0-9]+}}, {{s[0-9]+}}, {{v[0-9]+}}.s[3] 1891 ; CHECK: fmla {{v[0-9]+}}.2s, {{v[0-9]+}}.2s, {{v[0-9]+}}.s[0] 1901 ; CHECK: fmla {{v[0-9]+}}.4s, {{v[0-9]+}}.4s, {{v[0-9]+}}.s[0] 1911 ; CHECK: fmla {{v[0-9]+}}.2s, {{v[0-9]+}}.2s, {{v[0-9]+}}.s[0] [all …]
|
D | arm64-vmul.ll | 445 ;CHECK: fmla.2s 455 ;CHECK: fmla.4s 465 ;CHECK: fmla.2d 576 ; CHECK-NEXT: fmla.2s 587 ; CHECK-NEXT: fmla.4s 599 ; CHECK-NEXT: fmla.2d 1885 ; CHECK: fmla.s s0, s1, v2[3] 1893 ; CHECK: fmla.s s0, s1, v2[1] 1921 ; CHECK: fmla.d d0, d1, v2[1]
|
D | arm64-neon-2velem-high.ll | 515 ; CHECK-NEXT: fmla {{v[0-9]+}}.2s, {{v[0-9]+}}.2s, {{v[0-9]+}}.s[{{[0-9]+}}] 526 ; CHECK-NEXT: fmla {{v[0-9]+}}.4s, {{v[0-9]+}}.4s, {{v[0-9]+}}.s[{{[0-9]+}}]
|
/external/valgrind/docs/internals/ |
D | MERGE_3_10_1.txt | 96 //339938 disInstr(arm64): unhandled instruction 0x4F8010A4 (fmla)
|
/external/vixl/src/aarch64/ |
D | logic-aarch64.cc | 4130 LogicVRegister Simulator::fmla(VectorFormat vform, in fmla() function in vixl::aarch64::Simulator 4146 LogicVRegister Simulator::fmla(VectorFormat vform, in fmla() function in vixl::aarch64::Simulator 4151 fmla<float>(vform, dst, src1, src2); in fmla() 4154 fmla<double>(vform, dst, src1, src2); in fmla() 4371 LogicVRegister Simulator::fmla(VectorFormat vform, in fmla() function in vixl::aarch64::Simulator 4380 fmla<float>(vform, dst, src1, index_reg); in fmla() 4385 fmla<double>(vform, dst, src1, index_reg); in fmla()
|
D | simulator-aarch64.h | 1993 LogicVRegister fmla(VectorFormat vform, 2766 LogicVRegister fmla(VectorFormat vform, 2770 LogicVRegister fmla(VectorFormat vform,
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | neon-instructions.txt | 79 # CHECK: fmla v0.2s, v1.2s, v2.2s 2311 # CHECK: fmla s0, s1, v1.s[0] 2312 # CHECK: fmla s0, s1, v1.s[3] 2313 # CHECK: fmla d0, d1, v1.d[0] 2314 # CHECK: fmla d0, d1, v1.d[1] 2315 # CHECK: fmla d15, d15, v15.d[1]
|
D | arm64-advsimd.txt | 310 # CHECK: fmla.2s v0, v0, v0 1599 # CHECK: fmla.s s0, s0, v0[3] 1600 # CHECK: fmla.d d0, d0, v0[1] 1690 # CHECK: fmla.2s v0, v0, v0[0] 1691 # CHECK: fmla.4s v0, v0, v0[1] 1692 # CHECK: fmla.2d v0, v0, v0[1]
|
/external/vixl/test/test-trace-reference/ |
D | log-disasm-colour | 2296 0x~~~~~~~~~~~~~~~~ 5fc91817 fmla d23, d0, v9.d[2] 2297 0x~~~~~~~~~~~~~~~~ 5f8711f7 fmla s23, s15, v7.s[0] 2298 0x~~~~~~~~~~~~~~~~ 4e66cd71 fmla v17.2d, v11.2d, v6.2d 2299 0x~~~~~~~~~~~~~~~~ 4fcb13de fmla v30.2d, v30.2d, v11.d[0] 2300 0x~~~~~~~~~~~~~~~~ 0e26cd93 fmla v19.2s, v12.2s, v6.2s 2301 0x~~~~~~~~~~~~~~~~ 0f891238 fmla v24.2s, v17.2s, v9.s[0] 2302 0x~~~~~~~~~~~~~~~~ 4e2bcd70 fmla v16.4s, v11.4s, v11.4s 2303 0x~~~~~~~~~~~~~~~~ 4f891afb fmla v27.4s, v23.4s, v9.s[2]
|
D | log-disasm | 2296 0x~~~~~~~~~~~~~~~~ 5fc91817 fmla d23, d0, v9.d[2] 2297 0x~~~~~~~~~~~~~~~~ 5f8711f7 fmla s23, s15, v7.s[0] 2298 0x~~~~~~~~~~~~~~~~ 4e66cd71 fmla v17.2d, v11.2d, v6.2d 2299 0x~~~~~~~~~~~~~~~~ 4fcb13de fmla v30.2d, v30.2d, v11.d[0] 2300 0x~~~~~~~~~~~~~~~~ 0e26cd93 fmla v19.2s, v12.2s, v6.2s 2301 0x~~~~~~~~~~~~~~~~ 0f891238 fmla v24.2s, v17.2s, v9.s[0] 2302 0x~~~~~~~~~~~~~~~~ 4e2bcd70 fmla v16.4s, v11.4s, v11.4s 2303 0x~~~~~~~~~~~~~~~~ 4f891afb fmla v27.4s, v23.4s, v9.s[2]
|
/external/vixl/test/aarch64/ |
D | test-trace-aarch64.cc | 2648 __ fmla(d23, d0, v9.D(), 1); in GenerateTestSequenceNEONFP() local 2649 __ fmla(s23, s15, v7.S(), 0); in GenerateTestSequenceNEONFP() local 2650 __ fmla(v17.V2D(), v11.V2D(), v6.V2D()); in GenerateTestSequenceNEONFP() local 2651 __ fmla(v30.V2D(), v30.V2D(), v11.D(), 0); in GenerateTestSequenceNEONFP() local 2652 __ fmla(v19.V2S(), v12.V2S(), v6.V2S()); in GenerateTestSequenceNEONFP() local 2653 __ fmla(v24.V2S(), v17.V2S(), v9.S(), 0); in GenerateTestSequenceNEONFP() local 2654 __ fmla(v16.V4S(), v11.V4S(), v11.V4S()); in GenerateTestSequenceNEONFP() local 2655 __ fmla(v27.V4S(), v23.V4S(), v9.S(), 2); in GenerateTestSequenceNEONFP() local
|
D | test-simulator-aarch64.cc | 4098 DEFINE_TEST_NEON_3SAME_FP(fmla, Basic) 4437 DEFINE_TEST_NEON_FP_BYELEMENT(fmla, Basic, Basic, Basic) 4454 DEFINE_TEST_NEON_FP_BYELEMENT_SCALAR(fmla, Basic, Basic, Basic)
|