Home
last modified time | relevance | path

Searched refs:kOutputs_Shsub16_RdIsRm_al_r10_r4_r10 (Results 1 – 2 of 2) sorted by relevance

/external/vixl/test/aarch32/traces/
Dsimulator-cond-rd-rn-rm-t32-shsub16.h3380 const Inputs kOutputs_Shsub16_RdIsRm_al_r10_r4_r10[] = { variable
9004 ARRAY_SIZE(kOutputs_Shsub16_RdIsRm_al_r10_r4_r10),
9005 kOutputs_Shsub16_RdIsRm_al_r10_r4_r10,
Dsimulator-cond-rd-rn-rm-a32-shsub16.h3380 const Inputs kOutputs_Shsub16_RdIsRm_al_r10_r4_r10[] = { variable
9004 ARRAY_SIZE(kOutputs_Shsub16_RdIsRm_al_r10_r4_r10),
9005 kOutputs_Shsub16_RdIsRm_al_r10_r4_r10,