Home
last modified time | relevance | path

Searched refs:kOutputs_Shsub16_RdIsRnIsRm_al_r7_r7_r7 (Results 1 – 2 of 2) sorted by relevance

/external/vixl/test/aarch32/traces/
Dsimulator-cond-rd-rn-rm-t32-shsub16.h523 const Inputs kOutputs_Shsub16_RdIsRnIsRm_al_r7_r7_r7[] = { variable
8924 ARRAY_SIZE(kOutputs_Shsub16_RdIsRnIsRm_al_r7_r7_r7),
8925 kOutputs_Shsub16_RdIsRnIsRm_al_r7_r7_r7,
Dsimulator-cond-rd-rn-rm-a32-shsub16.h523 const Inputs kOutputs_Shsub16_RdIsRnIsRm_al_r7_r7_r7[] = { variable
8924 ARRAY_SIZE(kOutputs_Shsub16_RdIsRnIsRm_al_r7_r7_r7),
8925 kOutputs_Shsub16_RdIsRnIsRm_al_r7_r7_r7,