Home
last modified time | relevance | path

Searched refs:s17 (Results 1 – 25 of 48) sorted by relevance

12

/external/llvm/test/MC/ARM/
Dfullfp16.s91 vcvt.f16.s16 s17, s17, #1
95 vcvt.s16.f16 s17, s17, #1
99 @ ARM: vcvt.f16.s16 s17, s17, #1 @ encoding: [0x67,0x89,0xfa,0xee]
103 @ ARM: vcvt.s16.f16 s17, s17, #1 @ encoding: [0x67,0x89,0xfe,0xee]
107 @ THUMB: vcvt.f16.s16 s17, s17, #1 @ encoding: [0xfa,0xee,0x67,0x89]
111 @ THUMB: vcvt.s16.f16 s17, s17, #1 @ encoding: [0xfe,0xee,0x67,0x89]
125 vcvtm.s32.f16 s17, s8
126 @ ARM: vcvtm.s32.f16 s17, s8 @ encoding: [0xc4,0x89,0xff,0xfe]
127 @ THUMB: vcvtm.s32.f16 s17, s8 @ encoding: [0xff,0xfe,0xc4,0x89]
141 vcvtm.u32.f16 s17, s8
[all …]
Dfp-armv8.s40 vcvtm.s32.f32 s17, s8
41 @ CHECK: vcvtm.s32.f32 s17, s8 @ encoding: [0xc4,0x8a,0xff,0xfe]
42 vcvtm.s32.f64 s17, d8
43 @ CHECK: vcvtm.s32.f64 s17, d8 @ encoding: [0xc8,0x8b,0xff,0xfe]
57 vcvtm.u32.f32 s17, s8
58 @ CHECK: vcvtm.u32.f32 s17, s8 @ encoding: [0x44,0x8a,0xff,0xfe]
59 vcvtm.u32.f64 s17, d8
60 @ CHECK: vcvtm.u32.f64 s17, d8 @ encoding: [0x48,0x8b,0xff,0xfe]
Dthumb-fp-armv8.s43 vcvtm.s32.f32 s17, s8
44 @ CHECK: vcvtm.s32.f32 s17, s8 @ encoding: [0xff,0xfe,0xc4,0x8a]
45 vcvtm.s32.f64 s17, d8
46 @ CHECK: vcvtm.s32.f64 s17, d8 @ encoding: [0xff,0xfe,0xc8,0x8b]
60 vcvtm.u32.f32 s17, s8
61 @ CHECK: vcvtm.u32.f32 s17, s8 @ encoding: [0xff,0xfe,0x44,0x8a]
62 vcvtm.u32.f64 s17, d8
63 @ CHECK: vcvtm.u32.f64 s17, d8 @ encoding: [0xff,0xfe,0x48,0x8b]
Dfullfp16-neg.s69 vcvt.f16.s16 s17, s17, #1
73 vcvt.s16.f16 s17, s17, #1
92 vcvtm.s32.f16 s17, s8
104 vcvtm.u32.f16 s17, s8
Dsimple-fp-encoding.s362 vcvt.f32.s16 s17, s17, #1
370 vcvt.s16.f32 s17, s17, #1
379 @ CHECK: vcvt.f32.s16 s17, s17, #1 @ encoding: [0x67,0x8a,0xfa,0xee]
388 @ CHECK: vcvt.s16.f32 s17, s17, #1 @ encoding: [0x67,0x8a,0xfe,0xee]
/external/llvm/test/MC/AArch64/
Dneon-scalar-extract-narrow.s22 sqxtn h20, s17
35 uqxtn h20, s17
Dneon-scalar-mul.s41 sqdmlal s17, h27, h12
Dneon-scalar-by-elem-mla.s30 fmls s7, s17, v26.s[3]
Dneon-scalar-shift-imm.s73 sqshl s14, s17, #22
/external/llvm/test/MC/Disassembler/ARM/
Dfullfp16-thumb.txt68 # CHECK: vcvt.f16.s16 s17, s17, #1
72 # CHECK: vcvt.s16.f16 s17, s17, #1
91 # CHECK: vcvtm.s32.f16 s17, s8
103 # CHECK: vcvtm.u32.f16 s17, s8
Dfullfp16-arm.txt68 # CHECK: vcvt.f16.s16 s17, s17, #1
72 # CHECK: vcvt.s16.f16 s17, s17, #1
91 # CHECK: vcvtm.s32.f16 s17, s8
103 # CHECK: vcvtm.u32.f16 s17, s8
Dthumb-fp-armv8.txt51 # CHECK: vcvtm.s32.f32 s17, s8
54 # CHECK: vcvtm.s32.f64 s17, d8
75 # CHECK: vcvtm.u32.f32 s17, s8
78 # CHECK: vcvtm.u32.f64 s17, d8
Dfp-armv8.txt47 # CHECK: vcvtm.s32.f32 s17, s8
50 # CHECK: vcvtm.s32.f64 s17, d8
71 # CHECK: vcvtm.u32.f32 s17, s8
74 # CHECK: vcvtm.u32.f64 s17, d8
/external/clang/test/CodeGen/
Darm-arguments.c99 struct s17 { short f0 : 13; char f1 : 4; }; argument
100 struct s17 f17(void) {} in f17()
Dppc64le-aggregates.c369 struct s17 { char c[17]; }; argument
423 struct s17 ret_s17() { in ret_s17()
424 return (struct s17) { 17, 18, 19, 20, 21, 22, 23, 24, in ret_s17()
Darm64-arguments.c73 struct s17 { short f0 : 13; char f1 : 4; }; argument
74 struct s17 f17(void) {} in f17()
/external/clang/test/Sema/
Dbitfield-layout_1.c169 } s17; variable
170 CHECK_SIZE(s17,12)
/external/boringssl/src/crypto/curve25519/
Dcurve25519.c3810 int64_t s17 = 2097151 & (load_4(s + 44) >> 5); in x25519_sc_reduce() local
3899 s17 += carry16; in x25519_sc_reduce()
3918 s5 += s17 * 666643; in x25519_sc_reduce()
3919 s6 += s17 * 470296; in x25519_sc_reduce()
3920 s7 += s17 * 654183; in x25519_sc_reduce()
3921 s8 -= s17 * 997805; in x25519_sc_reduce()
3922 s9 += s17 * 136657; in x25519_sc_reduce()
3923 s10 -= s17 * 683901; in x25519_sc_reduce()
3924 s17 = 0; in x25519_sc_reduce()
4188 int64_t s17; in sc_muladd() local
[all …]
/external/llvm/test/CodeGen/AArch64/
Dremat-float0.ll15 …~{s6},~{s7},~{s8},~{s9},~{s10},~{s11},~{s12},~{s13},~{s14},~{s15},~{s16},~{s17},~{s18},~{s19},~{s2…
/external/valgrind/none/tests/arm/
Dvfp.c1582 TESTINSN_un_f32("vabs.f32 s18, s17", s18, s17, i32, f2u(INFINITY)); in main()
1604 TESTINSN_un_f32("vneg.f32 s18, s17", s18, s17, i32, f2u(INFINITY)); in main()
1626 TESTINSN_un_f32("vmov.f32 s18, s17", s18, s17, i32, f2u(INFINITY)); in main()
1648 TESTINSN_un_f32("vsqrt.f32 s18, s17", s18, s17, i32, f2u(INFINITY)); in main()
1670 TESTINSN_un_f32("vcvt.s32.f32 s0, s17", s0, s17, i32, f2u(INFINITY)); in main()
1681 TESTINSN_un_f32("vcvt.f32.u32 s10, s17", s10, s17, i32, f2u(1 << 31)); in main()
1695 TESTINSN_un_f32("vcvt.f32.s32 s0, s17", s0, s17, i32, f2u(INFINITY)); in main()
1799 TESTINSN_un_cvt_sd("vcvt.f32.f64 s17, d29", s17, d29, f2u0(-INFINITY), f2u1(-INFINITY)); in main()
1981 TESTINSN_vldr_f32("vldr s17, [r10]", s17, r10, (long) numbers + 8, 0); in main()
2066 TESTINSN_VSTMIAnoWB32("vstmia r10, {s17}", r10, s17, 0xaa45f); in main()
[all …]
Dvfp.stdout.exp562 vabs.f32 s18, s17 :: Sd 0x7f800000 Sm (i32)0x7f800000
583 vneg.f32 s18, s17 :: Sd 0xff800000 Sm (i32)0x7f800000
604 vmov.f32 s18, s17 :: Sd 0x7f800000 Sm (i32)0x7f800000
625 vsqrt.f32 s18, s17 :: Sd 0x7f800000 Sm (i32)0x7f800000
646 vcvt.s32.f32 s0, s17 :: Sd 0x7fffffff Sm (i32)0x7f800000
656 vcvt.f32.u32 s10, s17 :: Sd 0x4f4f0000 Sm (i32)0xcf000000
670 vcvt.f32.s32 s0, s17 :: Sd 0x4eff0000 Sm (i32)0x7f800000
979 vstmia r10, {s17} :: Result 0x000aa45f
1007 vstmia r6!, s17; vstmia r6!, s17 :: Result 0x3fa80000 0x3fa80000
1201 s16 0x000542aa s17 0x00addcd5 s18 0x00087acc s18 0x00087acc s19 0x000542aa s20 0x00addcd5
/external/vixl/test/aarch64/
Dtest-assembler-aarch64.cc2930 __ Ldr(s17, MemOperand(x17, x18, UXTW, 2)); in TEST()
9758 __ Fmov(s17, 3.25f); in TEST()
9769 __ Fadd(s0, s17, s18); in TEST()
9814 __ Fmov(s17, 3.25f); in TEST()
9825 __ Fsub(s0, s17, s18); in TEST()
9870 __ Fmov(s17, 3.25f); in TEST()
9882 __ Fmul(s0, s17, s18); in TEST()
10285 __ Fmov(s17, 3.25f); in TEST()
10297 __ Fdiv(s0, s17, s18); in TEST()
10630 __ Fmov(s17, 0.5); in TEST()
[all …]
/external/llvm/test/CodeGen/MIR/ARM/
DARMLoadStoreDBG.mir95 '%s16', '%s17', '%s18', '%s19', '%s20', '%s21',
Dsched-it-debug-nodes.mir106 '%s16', '%s17', '%s18', '%s19', '%s20', '%s21',
/external/v8/src/arm/
Dsimulator-arm.h120 s16, s17, s18, s19, s20, s21, s22, s23, enumerator

12