| /external/llvm/test/MC/AArch64/ |
| D | neon-scalar-extract-narrow.s | 23 sqxtn s19, d14
36 uqxtn s19, d14
|
| D | basic-a64-diagnostics.s | 1560 fccmp s19, s5, #-1, lt
1578 fccmpe s19, s5, #-1, lt
1632 fmaxnm d3, s19, d12
1671 fcvtzs wsp, s19, #14
1684 fcvtzs sp, s19, #14
1697 fcvtzu wsp, s19, #14
1710 fcvtzu sp, s19, #14
1723 scvtf wsp, s19, #14
1736 scvtf sp, s19, #14
1749 ucvtf wsp, s19, #14
[all …]
|
| D | neon-scalar-reduce-pairwise.s | 15 faddp s19, v2.2s
|
| D | neon-scalar-recip.s | 34 frecpe s19, s14
|
| D | neon-scalar-shift-imm.s | 86 uqshl s14, s19, #18
|
| D | neon-diagnostics.s | 220 frecpe s19, h14
235 frecpx d16, s19
4873 sqxtn s19, s14
4892 uqxtn s19, s14
5033 uqshl s14, s19, #99
|
| D | basic-a64-instructions.s | 1836 frintz s18, s19
1890 fmul s20, s19, s17
1897 fminnm s19, s20, s21
2105 scvtf s19, x20
|
| /external/clang/test/CodeGen/ |
| D | arm-arguments.c | 110 struct s19 { int f0; struct s8 f1; }; struct
111 struct s19 f19(void) {} in f19()
|
| D | x86_64-arguments.c | 108 struct s19 { struct
111 void f19(struct s19 x) {} in f19() argument
|
| D | arm64-arguments.c | 81 struct s19 { int f0; struct s8 f1; }; argument
82 struct s19 f19(void) {} in f19()
|
| /external/clang/test/Sema/ |
| D | bitfield-layout_1.c | 185 } s19; variable
186 CHECK_SIZE(s19,12)
|
| /external/valgrind/none/tests/arm/ |
| D | vfp.c | 1161 TESTINSN_bin_f32("vmla.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
1211 TESTINSN_bin_f32("vnmla.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
1261 TESTINSN_bin_f32("vmls.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
1311 TESTINSN_bin_f32("vnmls.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
1361 TESTINSN_bin_f32("vmul.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
1411 TESTINSN_bin_f32("vnmul.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
1461 TESTINSN_bin_f32("vadd.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
1511 TESTINSN_bin_f32("vsub.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
1551 TESTINSN_bin_f32("vdiv.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
1587 TESTINSN_un_f32("vabs.f32 s2, s19", s2, s19, i32,f2u(87.098217)); in main()
[all …]
|
| D | vfpv4_fma.c | 114 TESTINSN_bin_f32("vfma.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
164 TESTINSN_bin_f32("vfms.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
214 TESTINSN_bin_f32("vfnma.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
264 TESTINSN_bin_f32("vfnms.f32 s19, s25, s27", s19, s25, i32, f2u(95867.76), s27, i32, f2u(17065)); in main()
|
| D | vfp.stdout.exp | 567 vabs.f32 s2, s19 :: Sd 0x42ae3249 Sm (i32)0x42ae3249
588 vneg.f32 s2, s19 :: Sd 0xc2ae3249 Sm (i32)0x42ae3249
609 vmov.f32 s2, s19 :: Sd 0x42ae3249 Sm (i32)0x42ae3249
630 vsqrt.f32 s2, s19 :: Sd 0x41155281 Sm (i32)0x42ae3249
645 vcvt.s32.f32 s9, s19 :: Sd 0x00000000 Sm (i32)0x00000000
669 vcvt.f32.s32 s9, s19 :: Sd 0x00000000 Sm (i32)0x00000000
710 vcvt.f64.f32 d7, s19 :: Dd 0x4028ddb6 0x20000000 Sm 0x4146edb1
761 vcmp.f32 s0, s19 :: FPSCR 0x8 Sd 0xc05d3a93 Sm 0xc027f7cf
764 vcmp.f32 s0, s19 :: FPSCR 0x8 Sd 0xc05d3a93 Sm 0xc027f7cf
773 vcmp.f32 s0, s19 :: FPSCR 0x8 Sd 0xc05d3a93 Sm 0xc027f7cf
[all …]
|
| /external/boringssl/src/crypto/curve25519/ |
| D | curve25519.c | 3812 int64_t s19 = 2097151 & (load_4(s + 49) >> 7); in x25519_sc_reduce() local
3867 s7 += s19 * 666643; in x25519_sc_reduce()
3868 s8 += s19 * 470296; in x25519_sc_reduce()
3869 s9 += s19 * 654183; in x25519_sc_reduce()
3870 s10 -= s19 * 997805; in x25519_sc_reduce()
3871 s11 += s19 * 136657; in x25519_sc_reduce()
3872 s12 -= s19 * 683901; in x25519_sc_reduce()
3873 s19 = 0; in x25519_sc_reduce()
4190 int64_t s19; in sc_muladd() local
4247 s19 = a8 * b11 + a9 * b10 + a10 * b9 + a11 * b8; in sc_muladd()
[all …]
|
| /external/llvm/test/CodeGen/AArch64/ |
| D | remat-float0.ll | 15 …s8},~{s9},~{s10},~{s11},~{s12},~{s13},~{s14},~{s15},~{s16},~{s17},~{s18},~{s19},~{s20},~{s21},~{s2…
|
| /external/llvm/test/MC/Disassembler/ARM/ |
| D | fp-encoding.txt | 218 # CHECK: vstmiaeq r0, {s19, s20, s21, s22, s23}
220 # CHECK: vldmiaeq r3, {s18, s19, s20, s21, s22, s23}
|
| /external/vixl/test/aarch64/ |
| D | test-assembler-aarch64.cc | 2932 __ Ldr(s19, MemOperand(x17, x18, LSL, 2)); in TEST()
9760 __ Fmov(s19, 0.0f); in TEST()
9770 __ Fadd(s1, s18, s19); in TEST()
9816 __ Fmov(s19, 0.0f); in TEST()
9826 __ Fsub(s1, s18, s19); in TEST()
9872 __ Fmov(s19, 0.0f); in TEST()
9883 __ Fmul(s1, s18, s19); in TEST()
9887 __ Fmul(s5, s15, s19); in TEST()
9888 __ Fmul(s6, s19, s16); in TEST()
10287 __ Fmov(s19, 2.0f); in TEST()
[all …]
|
| /external/llvm/test/CodeGen/MIR/ARM/ |
| D | ARMLoadStoreDBG.mir | 95 '%s16', '%s17', '%s18', '%s19', '%s20', '%s21',
|
| D | sched-it-debug-nodes.mir | 106 '%s16', '%s17', '%s18', '%s19', '%s20', '%s21',
|
| /external/v8/src/arm/ |
| D | simulator-arm.h | 120 s16, s17, s18, s19, s20, s21, s22, s23, enumerator
|
| D | assembler-arm.h | 63 V(s16) V(s17) V(s18) V(s19) V(s20) V(s21) V(s22) V(s23) \
335 const SwVfpRegister s19 = { 19 }; variable
|
| /external/v8/benchmarks/ |
| D | regexp.js | 112 …var s19 = computeInputVariants('sevraqfgre_naba=nvq%3Qn6ss9p85n868ro9s059pn854735956o3%26ers%3Q%26…
174 /(?:^|;)\s*sevraqfgre_ynat=([^;]*)/.exec(s19[i]);
|
| /external/llvm/test/CodeGen/AMDGPU/ |
| D | vgpr-spill-emergency-stack-slot.ll | 19 ; SI-DAG: s_mov_b32 s19, 0xe8f000
20 ; VI-DAG: s_mov_b32 s19, 0xe80000
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | ARMRegisterInfo.td | 83 def S18 : ARMFReg<18, "s18">; def S19 : ARMFReg<19, "s19">;
|