/external/llvm/test/MC/AArch64/ |
D | neon-3vdiff.s | 57 ssubl2 v0.8h, v1.16b, v2.16b 58 ssubl2 v0.4s, v1.8h, v2.8h 59 ssubl2 v0.2d, v1.4s, v2.4s
|
D | neon-diagnostics.s | 2169 ssubl2 v0.8h, v1.16h, v2.16b 2170 ssubl2 v0.4s, v1.8s, v2.8h 2171 ssubl2 v0.2d, v1.4d, v2.4s
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-vsub.ll | 160 ;CHECK: ssubl2.8h 175 ;CHECK: ssubl2.4s 190 ;CHECK: ssubl2.2d
|
D | arm64-neon-3vdiff.ll | 361 ; CHECK: ssubl2 {{v[0-9]+}}.8h, {{v[0-9]+}}.16b, {{v[0-9]+}}.16b 373 ; CHECK: ssubl2 {{v[0-9]+}}.4s, {{v[0-9]+}}.8h, {{v[0-9]+}}.8h 385 ; CHECK: ssubl2 {{v[0-9]+}}.2d, {{v[0-9]+}}.4s, {{v[0-9]+}}.4s
|
D | arm64-vadd.ll | 792 ; CHECK: ssubl2.2d
|
/external/libavc/common/armv8/ |
D | ih264_iquant_itrans_recon_av8.s | 662 ssubl2 v23.4s, v13.8h, v11.8h 668 ssubl2 v27.4s, v15.8h, v9.8h
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | neon-instructions.txt | 1160 # CHECK: ssubl2 v0.8h, v1.16b, v2.16b 1161 # CHECK: ssubl2 v0.4s, v1.8h, v2.8h 1162 # CHECK: ssubl2 v0.2d, v1.4s, v2.4s
|
/external/vixl/test/test-trace-reference/ |
D | log-disasm-colour | 1551 0x~~~~~~~~~~~~~~~~ 4eb921a5 ssubl2 v5.2d, v13.4s, v25.4s 1552 0x~~~~~~~~~~~~~~~~ 4e7121e3 ssubl2 v3.4s, v15.8h, v17.8h 1553 0x~~~~~~~~~~~~~~~~ 4e2e21ef ssubl2 v15.8h, v15.16b, v14.16b
|
D | log-disasm | 1551 0x~~~~~~~~~~~~~~~~ 4eb921a5 ssubl2 v5.2d, v13.4s, v25.4s 1552 0x~~~~~~~~~~~~~~~~ 4e7121e3 ssubl2 v3.4s, v15.8h, v17.8h 1553 0x~~~~~~~~~~~~~~~~ 4e2e21ef ssubl2 v15.8h, v15.16b, v14.16b
|
D | log-all | 3925 0x~~~~~~~~~~~~~~~~ 4eb921a5 ssubl2 v5.2d, v13.4s, v25.4s 3927 0x~~~~~~~~~~~~~~~~ 4e7121e3 ssubl2 v3.4s, v15.8h, v17.8h 3929 0x~~~~~~~~~~~~~~~~ 4e2e21ef ssubl2 v15.8h, v15.16b, v14.16b
|
/external/vixl/test/aarch64/ |
D | test-trace-aarch64.cc | 1785 __ ssubl2(v5.V2D(), v13.V4S(), v25.V4S()); in GenerateTestSequenceNEON() local 1786 __ ssubl2(v3.V4S(), v15.V8H(), v17.V8H()); in GenerateTestSequenceNEON() local 1787 __ ssubl2(v15.V8H(), v15.V16B(), v14.V16B()); in GenerateTestSequenceNEON() local
|
/external/vixl/src/aarch64/ |
D | simulator-aarch64.h | 2392 LogicVRegister ssubl2(VectorFormat vform,
|
D | assembler-aarch64.h | 2202 void ssubl2(const VRegister& vd, const VRegister& vn, const VRegister& vm);
|
D | macro-assembler-aarch64.h | 2205 V(ssubl2, Ssubl2) \
|
D | simulator-aarch64.cc | 3547 ssubl2(vf_l, rd, rn, rm); in VisitNEON3Different()
|
D | logic-aarch64.cc | 2993 LogicVRegister Simulator::ssubl2(VectorFormat vform, in ssubl2() function in vixl::aarch64::Simulator
|
D | assembler-aarch64.cc | 1922 V(ssubl2, NEON_SSUBL2, vn.IsVector() && vn.IsQ()) \
|
/external/vixl/doc/aarch64/ |
D | supported-instructions-aarch64.md | 3746 void ssubl2(const VRegister& vd,
|
/external/valgrind/none/tests/arm64/ |
D | fp_and_simd.stdout.exp | 27388 ssubl2 v2.2d, v11.4s, v29.4s fdcf7899f3535ec8e568421b4b5a87ff 2254cb3c0d5ebce294f50badc21c63ee … 27390 ssubl2 v2.4s, v11.8h, v29.8h a8c5ad99e90689d8abbddc00561cc574 9a39605088e553101fab6422d8f57c4c … 27392 ssubl2 v2.8h, v11.16b, v29.16b 7179d5a53bc994311da1901bfbd0f2a1 17417ab62d89ab16c3724f43eca5767f…
|